

# 1:4 Differential LVDS Fanout Buffer with Selectable Clock Input

#### **Features**


- Select one of two differential (LVPECL, LVDS, HCSL, or CML) input pairs to distribute to four LVDS output pairs
- Translates any single-ended input signal to 3.3 V LVDS levels with resistor bias on INx# input
- 30-ps maximum output-to-output skew
- 480-ps maximum propagation delay
- 0.11-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset)
- Up to 1.5-GHz operation
- Output enable and synchronous clock enable functions
- 20-pin TSSOP
- 2.5-V or 3.3-V operating voltage [1]
- Commercial and industrial operating temperature range

#### **Functional Description**

The CY2DL1504 is an ultra-low noise, low-skew, low-propagation delay 1:4 differential LVDS fanout buffer targeted to meet the requirements of high-speed clock distribution applications. The CY2DL1504 can select between two separate differential (LVPECL, LVDS, HCSL, or CML) input clock pairs using the IN\_SEL pin. The synchronous clock enable function ensures glitch-free output transitions during enable and disable periods. The output enable function allows the outputs to be asynchronously driven to a high-impedance state. The device has a fully differential internal architecture that is optimized to achieve low-additive jitter and low-skew at operating frequencies of up to 1.5 GHz.

For a complete list of related documentation, click here.

### **Logic Block Diagram**



#### Note

1. Input AC-coupling capacitors are required for voltage-translation applications.



#### **Contents**


Pinouts	3
Pin Definitions	3
Absolute Maximum Ratings	4
Operating Conditions	4
DC Electrical Specifications	5
AC Electrical Specifications	6
Switching Waveforms	8
Application Information	10
Ordering Information	
Ordering Code Definitions	

Package Diagram	12
Acronyms	
Document Conventions	
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	16
Products	16
PSoC Solutions	16



#### **Pinouts**

Figure 1. 20-pin TSSOP pinout



#### **Pin Definitions**

Pin No.	Pin Name	Pin Type	Description	
1,9,13	V <sub>SS</sub>	Power	Ground	
2	CLK_EN	Input	Synchronous clock enable. LVCMOS/LVTTL; When CLK_EN = Low, Q(0:3) outputs are held low and Q(0:3)# outputs are held high	
3	IN_SEL	Input	Input clock select pin. LVCMOS/LVTTL;  When IN_SEL = Low, the IN0/IN0# differential input pair is active  When IN_SEL = High, the IN1/IN1# differential input pair is active	
4	IN0	Input	Differential (LVPECL, HCSL, LVDS, or CML) input clock. Active when IN_SEL = Low	
5	IN0#	Input	Differential (LVPECL, HCSL, LVDS, or CML) complementary input clock. Active when IN_SEL = Low	
6	IN1	Input	Differential (LVPECL, HCSL, LVDS, or CML) input clock. Active when IN_SEL = High	
7	IN1#	Input	Differential (LVPECL, HCSL, LVDS, or CML) complementary input clock. Active when IN_SEL = High	
8	OE	Input	Output enable. LVCMOS/LVTTL; When OE = Low, Q(0:3) and Q(0:3)# outputs are disabled (see I <sub>OZ</sub> )	
10,18	$V_{DD}$	Power	Power supply	
11,14,16,19	Q(0:3)#	Output	LVDS complementary output clocks	
12,15,17,20	Q(0:3)	Output	LVDS output clocks	



# **Absolute Maximum Ratings**

Parameter	Description	Condition	Min	Max	Unit
$V_{DD}$	Supply voltage	Nonfunctional	-0.5	4.6	V
V <sub>IN</sub> <sup>[2]</sup>	Input voltage, relative to V <sub>SS</sub>	Nonfunctional	-0.5	Lesser of 4.0 or V <sub>DD</sub> + 0.4	V
V <sub>OUT</sub> <sup>[2]</sup>	DC output or I/O voltage, relative to V <sub>SS</sub>	Nonfunctional	-0.5	Lesser of 4.0 or V <sub>DD</sub> + 0.4	V
T <sub>S</sub>	Storage temperature	Nonfunctional	-55	150	°C
ESD <sub>HBM</sub>	Electrostatic discharge (ESD) protection (Human body model)	JEDEC STD 22-A114-B	2000	_	V
L <sub>U</sub>	Latch up		Meets or exceeds JEDEC Spec JESD78B IC latch up test		
UL-94	Flammability rating	At 1/8 in.	V-0		
MSL	Moisture sensitivity level		3		

# **Operating Conditions**

Parameter	Description	Condition	Min	Max	Unit
$V_{DD}$	Supply voltage	2.5-V supply	2.375	2.625	V
		3.3-V supply	3.135	3.465	V
T <sub>A</sub>	Ambient operating temperature	Commercial	0	70	°C
		Industrial	-40	85	°C
t <sub>PU</sub>	Power ramp time	Power-up time for V <sub>DD</sub> to reach minimum specified voltage. (Power ramp must be monotonic)	0.05	500	ms

Document Number: 001-56312 Rev. \*J

Note
2. The voltage on any I/O pin cannot exceed the power pin during power-up. Power supply sequencing is not required.



# **DC Electrical Specifications**

(V<sub>DD</sub> = 3.3 V  $\pm$  5% or 2.5 V  $\pm$  5%; T<sub>A</sub> = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Max	Unit
I <sub>DD</sub>	Operating supply current	All LVDS outputs terminated with a load of 100 $\Omega^{[3,4]}$	_	61	mA
V <sub>IH1</sub>	Input high voltage, differential input clocks, IN0, IN0#, IN1, and IN1#		_	V <sub>DD</sub> + 0.3	V
V <sub>IL1</sub>	Input low voltage, differential input clocks, IN0, IN0#, IN1, and IN1#		-0.3	_	V
V <sub>IH2</sub>	Input high voltage, CLK_EN, IN_SEL, and OE	V <sub>DD</sub> = 3.3 V	2.0	V <sub>DD</sub> + 0.3	V
V <sub>IL2</sub>	Input low voltage, CLK_EN, IN_SEL, and OE	V <sub>DD</sub> = 3.3 V	-0.3	0.8	V
V <sub>IH3</sub>	Input high voltage, CLK_EN, IN_SEL, and OE	V <sub>DD</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL3</sub>	Input low voltage, CLK_EN, IN_SEL, and OE	V <sub>DD</sub> = 2.5 V	-0.3	0.7	V
V <sub>ID_LVDS</sub> <sup>[5]</sup>	LVDS input differential amplitude	See Figure 3 on page 8	0.4	0.8	V
V <sub>ID_LVPECL</sub> <sup>[5]</sup>	LVPECL/CML/HCSL input differential amplitude	See Figure 3 on page 8	0.4	1.0	V
V <sub>ICM</sub>	Input common mode voltage	See Figure 3 on page 8	0.2	V <sub>DD</sub> - 0.2	V
I <sub>IH</sub>	Input high current, All inputs	Input = V <sub>DD</sub> <sup>[6]</sup>	_	150	μΑ
I <sub>IL</sub>	Input low current, All inputs	Input = V <sub>SS</sub> <sup>[6]</sup>	-150	_	μΑ
V <sub>PP</sub>	LVDS differential output voltage peak to Peak, Single-ended	$V_{DD}$ = 3.3 V or 2.5 V, R <sub>TERM</sub> = 100 Ω between Q and Q# pairs [3, 7]	250	470	mV
V <sub>OCM</sub>	LVDS differential output common mode voltage	$V_{DD}$ = 3.3 V or 2.5 V, R <sub>TERM</sub> = 100 Ω between Q and Q# pairs <sup>[3, 7]</sup>	1.125	1.375	٧
$\Delta V_{OCM}$	Change in V <sub>OCM</sub> between complementary output states	$V_{DD}$ = 3.3 V or 2.5 V, R <sub>TERM</sub> = 100 Ω between Q and Q# pairs <sup>[3, 7]</sup>	_	50	mV
I <sub>OZ</sub>	Output leakage current	OE = V <sub>SS</sub> , V <sub>OUT</sub> = 0.75 V–1.75 V	-15	15	μΑ
R <sub>P</sub>	Internal pull-up/pull-down resistance, LVCMOS logic inputs	CLK_EN has pull-up only IN_SEL has pull-down only OE has pull-up only	60	165	kΩ
C <sub>IN</sub>	Input capacitance	Measured at 10 MHz; per pin	_	3	pF

#### Notes

- Refer to Figure 2 on page 8.
   I<sub>DD</sub> includes current that is dissipated externally in the output termination resistors.
   V<sub>ID</sub> minimum of 400 mV is required to meet all output AC Electrical Specifications. The device is functional with V<sub>ID</sub> minimum of greater than 200 mV.
   Positive current flows into the input pin, negative current flows out of the input pin.
   Refer to Figure 4 on page 8.



# **AC Electrical Specifications**

(V<sub>DD</sub> = 3.3 V  $\pm$  5% or 2.5 V  $\pm$  5%; T<sub>A</sub> = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Тур	Max	Unit
F <sub>IN</sub>	Input frequency	Differential Input	DC	_	1.5	GHz
		Single ended input [8]	DC	_	250	MHz
F <sub>OUT</sub>	Output frequency	F <sub>OUT</sub> = F <sub>IN,</sub> Differential Input	DC	-	1.5	GHz
		F <sub>OUT</sub> = F <sub>IN,</sub> Single ended input <sup>[8]</sup>	DC	_	250	MHz
t <sub>PD</sub> <sup>[9]</sup>	Propagation delay differential input pair to differential output pair	Input rise/fall time < 1.5 ns (20% to 80%)	_	_	480	ps
t <sub>ODC</sub> <sup>[10]</sup>	Output duty cycle	Diff input at 50% duty cycle Frequency range up to 1 GHz	48	_	52	%
		50% duty cycle at input, Frequency range up to 250MHz, Single ended input <sup>[8]</sup>	45	_	55	%
t <sub>SK1</sub> <sup>[11]</sup>	Output-to-output skew	Any output to any output, with same load conditions at DUT	_	_	30	ps
t <sub>SK1 D</sub> [11]	Device-to-device output skew	Any output to any output between two or more devices. Devices must have the same input and have the same output load.	-	_	150	ps
PN <sub>ADD</sub>	Additive RMS phase noise 156.25 MHz Input	Offset = 1 kHz	-	_	-120	dBc/ Hz
	Rise/fall time < 150 ps (20% to 80%) V <sub>ID</sub> > 400 mV or	Offset = 10 kHz	-	_	-135	dBc/ Hz
	$V_{ID} > 400 \text{ mV}$ or Input Swing = 3.0 V <sup>[8]</sup>	Offset = 100 kHz	-	_	-135	dBc/ Hz
		Offset = 1 MHz	-	_	-150	dBc/ Hz
		Offset = 10 MHz	-	_	-154	dBc/ Hz
		Offset = 20 MHz	_	_	-155	dBc/ Hz

<sup>8.</sup> Refer to Application Information on page 10.
9. Refer to Figure 5 on page 8.
10. Refer to Figure 6 on page 8.
11. Refer to Figure 7 on page 9.



# AC Electrical Specifications (continued)

(V<sub>DD</sub> = 3.3 V  $\pm$  5% or 2.5 V  $\pm$  5%; T<sub>A</sub> = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Тур	Max	Unit
t <sub>JIT</sub> <sup>[12]</sup>	Additive RMS phase jitter (Random)	156.25 MHz, 12 kHz to 20 MHz offset; input rise/fall time < 150 ps (20% to 80%), V <sub>ID</sub> > 400 mV	_	-	0.11	ps
		156.25 MHz Sinewave, 12 kHz to 20 MHz offset, input rise/fall time < 150 ps (20% to 80%), Input Swing = 3.0 V [13]	_	-	0.11	ps
t <sub>R</sub> , t <sub>F</sub> <sup>[14]</sup>	Output rise/fall time, single-ended	50% duty cycle at input, 20% to 80% of full swing (V <sub>OL</sub> to V <sub>OH</sub> ) Input rise/fall time < 1.5 ns (20% to 80%) Measured at 1 GHz.	-	-	300	ps
t <sub>SOD</sub>	Time from clock edge to outputs disabled	Synchronous clock enable (CLK_EN) switched low	_	_	700	ps
t <sub>SOE</sub>	Time from clock edge to outputs enabled	Synchronous clock enable (CLK_EN) switched high	_	_	700	ps

Notes
12. Refer to Figure 8 on page 9.
13. Refer to Application Information on page 10.
14. Refer to Figure 9 on page 9.



### **Switching Waveforms**

Figure 2. LVDS Output Termination




Figure 3. Input Differential and Common Mode Voltages




Figure 4. Output Differential and Common Mode Voltages



Figure 5. Input to Any Output Pair Propagation Delay





Figure 6. Output Duty Cycle





# Switching Waveforms (continued)

Figure 7. Output-to-output and Device-to-device Skew




Figure 8. RMS Phase Jitter






Figure 9. Output Rise/Fall Time





#### Switching Waveforms (continued)

Figure 10. Synchronous Clock Enable Timing



### **Application Information**

CY2DL1504 can be used with a single ended CMOS input by biasing the Complementary Input Clock (INx#). "True" input pins (INx) of differential input pair can be fed with a single ended CMOS input signal. The "complementary" input pin (INx#) of the same differential input pair can be biased with Vref.

Figure 11 shows the schematic which can be used to give single ended CMOS input to the CY2DL1504.

The reference voltage Vref = VDD/2 is generated by the bias resistors R1, R2 and capacitor C0. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the Vref in the center of the input voltage swing. For example, if the input clock swing is 2.5 V and VDD = 3.3 V, Vref should be 1.25 V and R2/R1 = 0.609.

Single Ended Clock Input

Vref

INx#

C0
0.1 u

R1
1K


Figure 11. Single ended CMOS input given to the CY2DL1504



### **Ordering Information**

Part Number	Туре	Production Flow
Pb-free		
CY2DL1504ZXC	20-pin TSSOP	Commercial, 0 °C to 70 °C
CY2DL1504ZXCT	20-pin TSSOP	Commercial, 0 °C to 70 °C
CY2DL1504ZXI	20-pin TSSOP	Industrial, –40 °C to 85 °C
CY2DL1504ZXIT	20-pin TSSOP	Industrial, –40 °C to 85 °C

#### **Ordering Code Definitions**






# **Package Diagram**

#### Figure 12. 20-pin TSSOP (4.40 mm Body) Z20.173/ZZ20.173 Package Outline, 51-85118


20 Lead TSSOP 4.40 MM BODY




DIMENSIONS IN MM[INCHES] MIN.

REFERENCE JEDEC MO-153

PART #		
Z20.173	STANDARD PKG.	
ZZ20.173	LEAD FREE PKG.	







# Acronyms

Acronym	Description
ESD	electrostatic discharge
HBM	human body model
HCSL	high-speed current steering logic
JEDEC	joint electron devices engineering council
LVDS	low-voltage differential signal
LVCMOS	low-voltage complementary metal oxide semiconductor
LVPECL	low-voltage positive emitter-coupled logic
LVTTL	low-voltage transistor-transistor logic
OE	output enable
RMS	root mean square
TSSOP	thin shrunk small outline package

### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
dBc	decibels relative to the carrier
GHz	gigahertz
Hz	hertz
kΩ	kilohm
MHz	megahertz
μΑ	microampere
μF	microfarad
μs	microsecond
mA	milliampere
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
pF	picofarad
ps	picosecond
V	volt
W	watt



# **Document History Page**

	Document Title: CY2DL1504, 1:4 Differential LVDS Fanout Buffer with Selectable Clock Input Document Number: 001-56312							
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
**	2782891	CXQ	10/09/09	New Datasheet.				
*A	2838613	CXQ	01/05/2010	Changed status from "ADVANCE" to "PRELIMINARY". Changed from 0.34 ps to 0.25 ps maximum additive jitter in "Features" on page 1 and in $t_{JIT}$ in the AC Electrical Specs table on page 5. Added $t_{PU}$ spec to the Operating Conditions table on page 3. Changed max $I_{DD}$ spec in the DC Electrical Specs table on page 4 from 60 mA to 61 mA. Removed $V_{OD}$ and $\Delta V_{OD}$ specs from the DC Electrical Specs table on page 4. Changed $I_{OZ}$ in the DC Electrical Specs table on page 4 from min of -10 uA to -15 uA and from max of 10 uA to 15 uA. Added $R_P$ spec in the DC Electrical Specs table on page 4. Min = 60 k $\Omega$ , Max = 140 k $\Omega$ . Added a measurement definition for $C_{IN}$ in the DC Electrical Specs table on page 4. Added $V_{PP}$ and $\Delta V_{PP}$ specs to the AC Electrical Specs table on page 5. $V_{PP}$ min = 250 mV and max = 470 mV; $\Delta V_{PP}$ max = 50 mV. Changed letter case and some names of all the timing parameters in the AC Electrical Specs table on page 5. Added condition to $t_R$ and $t_F$ specs in the AC Electrical specs table on page 5 that input rise/fall time must be less than 1.5 ns (20% to 80%). Changed letter case and some names of all the timing parameters in Figures 4, 5, 6, 7 and 9, to be consistent with EROS. Updated Figure 4 with definition for $V_{PP}$ and $\Delta V_{PP}$ .				
*B	3010332	CXQ	08/18/2010	Changed from 0.25 ps to 0.11 ps maximum additive jitter in "Features" on page 1 and in $t_{JIT}$ in the AC Electrical Specs table on page 5. Added "Functional equivalent to ICS8543i" to the "Features" section. Changed pin 13 in Figure 1 and Table 1 from $V_{DD}$ to $V_{SS}$ . Changed pin 8 description in Table 1 from "high impedance" to "disabled". Added note 6 to describe $I_{IH}$ and $I_{IL}$ specs. Removed reference to data distribution from "Functional Description". Changed $R_P$ for diff inputs from 100 $k\Omega$ to 150 $k\Omega$ in the Logic Block Diagram and from 60 $k\Omega$ min / 140 $k\Omega$ max to 90 $k\Omega$ min / 210 $k\Omega$ max in the DC Electrical Specs table. Split $V_{ID}$ into separate specs in DC Electrical Specs table: 0.4 V min and 0.8 V max for LVDS, 0.4 V min and 1.0 V max for LVPECL. Updated phase noise specs for 1 k/10 k/100 k/1 M/10 M/20 MHz offset to -120/-130/-135/-150/-150/-150dBc/Hz, respectively, in the AC Electrical Specs table. Added "Frequency range up to 1 GHz" condition to $t_{ODC}$ spec. Changed $t_{OD}$ in the AC Electrical Specs table from 3 ns max to 5 ns max. Added Acronyms and Ordering Code Definition.				



# **Document History Page** (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*C	3090644	CXQ	11/19/2010	Changed V <sub>IN</sub> and V <sub>OUT</sub> specs from 4.0V to "lesser of 4.0 or V <sub>DD</sub> + 0.4" Removed 200mA min LU spec, replaced with "Meets or exceeds JEDEC Spec JESD78B IC Latchup Test" Added "V <sub>OUT</sub> = 0.75V - 1.75V" to I <sub>OZ</sub> comments. Moved V <sub>PP</sub> from AC spec table to DC spec table, removed $\Delta V_{PP}$ Removed R <sub>P</sub> spec for differential input clock pins IN <sub>X</sub> and IN <sub>X</sub> #. Changed C <sub>IN</sub> condition to "Measured at 10 MHz". Changed PN <sub>ADD</sub> specs for 10kHz, 10MHz, and 20MHz offsets. Added "Measured at 1 GHz" to t <sub>R</sub> , t <sub>F</sub> spec condition. Removed specs t <sub>S</sub> , t <sub>H</sub> , t <sub>OD</sub> , and t <sub>OE</sub> from AC spec table. Removed $\Delta V_{PP}$ reference from Figure 4.
*D	3135189	CXQ	01/12/2011	Removed "Preliminary" status heading. Removed "Functional equivalent" bullet on page 1. Added "(see $I_{OZ}$ )" note to pin 8 description in Pin Definitions. Fixed typo and removed resistors from $IN_X/IN_X\#$ in Logic Block Diagram. Added Figure 10 to describe $T_{SOE}$ and $T_{SOD}$ .
*E	3090938	CXQ	02/25/11	Post to external web.
*F	3208968	CXQ	03/29/2011	Changed $R_P$ max from 140 $k\Omega$ to 165 $k\Omega$ and updated $R_P$ in Logic Block Diagram.
*G	3308039	CXQ	07/11/2011	Updated supported differential input clock types to include CML in Features, Functional Description, Pin Definitions, and DC specs table sections.
*H	3395868	PURU	10/05/11	Updated supported differential input clock types to include HCSL in Features, Pinouts, and DC Electrical Specifications table. Changed Min value of V <sub>ICM</sub> .
*	3892255	PURU	02/01/2013	Updated Features (Added "Translates any single-ended input signal to 3.3 \ LVPECL levels with resistor bias on INx# input"). Updated AC Electrical Specifications: Added Note 8 and Note 13. Added F $_{IN}$ parameter values for "Single Ended Input" condition (Minimum value = DC, Maximum value = 250 MHz). Added F $_{OUT}$ parameter values for "Single Ended Input" condition (Minimum value = DC, Maximum value = 250 MHz). Added t $_{ODC}$ parameter values for "Single Ended Input" condition (Minimum value = 45%, Maximum value = 55%). Updated Description of PN $_{ADD}$ parameter (Replaced "Additive RMS phase noise, 156.25-MHz input, Rise/fall time < 150 ps (20% to 80%), V $_{ID}$ > 400 mV with "Additive RMS phase noise, 156.25-MHz input, Rise/fall time < 150 ps (20% to 80%), V $_{ID}$ > 400 mV or Input Swing = 3.0 V $_{ID}$ "). Added t $_{IIT}$ parameter values for the Condition "156.25 MHz Sinewave, 12 kHz to 20 MHz offset, input rise/fall time < 150 ps (20% to 80%), Input Swing = 3.0 V $_{ID}$ " (Maximum value = 0.11 ps). Added Application Information. Updated in new template.
*J	4587249	PURU	12/04/2014	Added related documentation hyperlink in page 1. Updated Figure 12 in Package Diagram (spec 51-85118 *D to *E).



#### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.