

## LMC555 CMOS タイマ

### 1 特長

- 業界最速の非安定周波数: 3MHz
- 業界最小の8バンプDSBGAパッケージ(1.43mm×1.41mm)で供給
- 5V電源で1mW未満の標準消費電力
- 1.5V電源電圧での動作を保証
- 5V電源で、TTLおよびCMOSロジック完全互換の出力
- -10mAおよび50mAの出力電流レベルでテスト済み
- 出力推移時の電源電流スパイクが減少
- 非常に低いリセット、トリガ、スレッシュホールド電流
- 温度に対する非常に優れた安定性
- 555シリーズのタイマとピン単位で互換

### 2 アプリケーション

- 高精度のタイミング
- パルス生成
- シーケンシャル・タイミング
- 時間遅延の生成
- パルス幅変調
- パルス位置変調
- リニア・ランプ・ジェネレータ

### 3 概要


LMC555デバイスは、業界標準である555シリーズの汎用タイマのCMOSバージョンです。標準のパッケージ(SOIC、VSSOP、PDIP)に加えて、LMC555はTIのDSBGAパッケージ・テクノロジーを使用するチップ・サイズ・パッケージ(8バンプのDSBGA)でも供給されます。LMC555は、LM555と同様に正確な時間遅延および周波数を生成する能力がありますが、消費電力がはるかに低く、電源電流スパイクも大幅に小さくなっています。ワンショットで動作するときは、単一の外付け抵抗およびコンデンサによって時間遅延が正確にコントロールされます。非安定モードでは、発振周波数とデューティ・サイクルが2つの外付け抵抗と1つのコンデンサにより正確に設定されます。TIのLMCMOSプロセスを使用することで、周波数範囲と低電源能力の両方が拡張されています。

#### 製品情報<sup>(1)</sup>

| 型番     | パッケージ     | 本体サイズ(公称)     |
|--------|-----------|---------------|
| LMC555 | SOIC (8)  | 4.90mm×3.91mm |
|        | VSSOP (8) | 3.00mm×3.00mm |
|        | PDIP (8)  | 9.81mm×6.35mm |
|        | DSBGA (8) | 1.43mm×1.41mm |


(1) 利用可能なすべてのパッケージについては、このデータシートの末尾にある注文情報を参照してください。

#### パルス幅変調器



#### パルス幅変調器の波形

上部波形 - 変調  
下部波形 - 出力電圧



## 目次

|          |  |          |           |   |           |
|----------|--|----------|-----------|---|-----------|
| <b>1</b> | <b>特長</b> .....                                | <b>1</b> | <b>9</b>  | <b>Application and Implementation</b> ..... | <b>12</b> |
| <b>2</b> | <b>アプリケーション</b> .....                          | <b>1</b> | 9.1       | Application Information.....                | 12        |
| <b>3</b> | <b>概要</b> .....                                | <b>1</b> | 9.2       | Typical Application .....                   | 12        |
| <b>4</b> | <b>改訂履歴</b> .....                              | <b>2</b> | 9.3       | Frequency Divider .....                     | 14        |
| <b>5</b> | <b>Pin Configuration and Functions</b> .....   | <b>3</b> | 9.4       | Pulse Width Modulator.....                  | 14        |
| <b>6</b> | <b>Specifications</b> .....                    | <b>4</b> | 9.5       | Pulse Position Modulator .....              | 15        |
| 6.1      | Absolute Maximum Ratings .....                 | 4        | 9.6       | 50% Duty Cycle Oscillator .....             | 16        |
| 6.2      | ESD Ratings.....                               | 4        | <b>10</b> | <b>Power Supply Recommendations</b> .....   | <b>17</b> |
| 6.3      | Recommended Operating Conditions.....          | 4        | <b>11</b> | <b>Layout</b> .....                         | <b>17</b> |
| 6.4      | Thermal Information .....                      | 4        | 11.1      | Layout Guidelines .....                     | 17        |
| 6.5      | Electrical Characteristics.....                | 5        | 11.2      | Layout Example .....                        | 17        |
| <b>7</b> | <b>Parameter Measurement Information</b> ..... | <b>6</b> | <b>12</b> | <b>デバイスおよびドキュメントのサポート</b> .....             | <b>18</b> |
| <b>8</b> | <b>Detailed Description</b> .....              | <b>7</b> | 12.1      | ドキュメントの更新通知を受け取る方法.....                     | 18        |
| 8.1      | Overview .....                                 | 7        | 12.2      | コミュニティ・リソース .....                           | 18        |
| 8.2      | Functional Block Diagram .....                 | 7        | 12.3      | 商標.....                                     | 18        |
| 8.3      | Feature Description.....                       | 7        | 12.4      | 静電気放電に関する注意事項 .....                         | 18        |
| 8.4      | Device Functional Modes.....                   | 8        | 12.5      | Glossary .....                              | 18        |
|          |  |          | <b>13</b> | <b>メカニカル、パッケージ、および注文情報</b> .....            | <b>18</b> |

## 4 改訂履歴

### Revision L (February 2016) から Revision M に変更

Page

|  |    |
|--|----|
| • 「特長」一覧の順序 変更 .....                     | 1  |
| • 「安定」を「非安定」に、誤植 変更 .....                | 1  |
| • Changed stable to astable - typo. .... | 7  |
| • Changed beings to begins typo.....     | 8  |
| • Changed typo LM555 to LMC555. ....     | 12 |
| • Changed typo LM555 to LMC555. ....     | 12 |
| • Added additional applications. ....    | 14 |

### Revision K (January 2015) から Revision L に変更

Page

|  |   |
|--|---|
| • Changed typo - temp range from 185 to 85 ..... | 4 |
|--|---|

### Revision J (March 2013) から Revision K に変更

Page

|  |   |
|--|---|
| • 「ピン構成および機能」セクション、「ESD定格」表、「機能説明」セクション、「デバイスの機能モード」セクション、「アプリケーションと実装」セクション、「電源に関する推奨事項」セクション、「レイアウト」セクション、「デバイスおよびドキュメントのサポート」セクション、「メカニカル、パッケージ、および注文情報」セクション 追加..... | 1 |
|--|---|


### Revision I (March 2013) から Revision J に変更

Page


|  |    |
|--|----|
| • Changed layout of National Semiconductor Data Sheet to TI format ..... | 17 |
|--|----|

## 5 Pin Configuration and Functions

**D, DGK, and P Packages**  
**8-Pin SOIC, VSSOP, and PDIP**  
**(Top View)**



**YPB Package**  
**8-Pin DSBGA**  
**(Top View)**



### Pin Functions

| PIN                       |           |                 | I/O | DESCRIPTION   |
|---------------------------|-----------|-----------------|-----|---|
| SOIC, VSSOP, and PDIP NO. | DSBGA NO. | NAME            |     |   |
| 1                         | A3        | GND             | O   | Ground reference voltage  |
| 2                         | B3        | Trigger         | I   | Responsible for transition of the flip-flop from set to reset. The output of the timer depends on the amplitude of the external trigger pulse applied to this pin   |
| 3                         | C3        | Output          | O   | Output driven waveform  |
| 4                         | C2        | Reset           | I   | Negative pulse applied to this pin to disable or reset the timer. When not used for reset purposes, it should be connected to VCC to avoid false triggering   |
| 5                         | C1        | Control Voltage | I   | Control voltage controls the threshold and trigger levels. It determines the pulse width of the output waveform. An external voltage applied to this pin can also be used to modulate the output waveform |
| 6                         | B1        | Threshold       | I   | Compares the voltage applied to the terminal with a reference voltage of 2/3 Vcc. The amplitude of voltage applied to this terminal is responsible for the set state of the flip-flop.                    |
| 7                         | A1        | Discharge       | I   | Open collector output which discharges a capacitor between intervals (in phase with output). It toggles the output from high to low when voltage reaches 2/3 of the supply voltage                        |
| 8                         | A2        | V+              | I   | Supply voltage with respect to GND  |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted.<sup>(1)(2)(3)</sup>

|                                       |        | MIN  | MAX        | UNIT |
|---------------------------------------|--------|------|------------|------|
| Voltage                               | Supply |      | 15         | V    |
|                                       | Input  | -0.3 | (V+) + 0.3 | V    |
|                                       | Output |      | 15         | V    |
| Curent                                | Output |      | 100        | mA   |
| Storage temperature, T <sub>stg</sub> |        | -65  | 150        | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#). Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) See AN-1112 (SNVA009) for DSBGA considerations.
- (3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.

### 6.2 ESD Ratings

|                    |                         |   | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup> | ±1500 | V    |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|   |                  | MIN | NOM | MAX  | UNIT |
|---|------------------|-----|-----|------|------|
| Temperature Range                           | LMC555IM         | -40 |     | 125  | °C   |
|   | LMC555CM/MM/N/TP | -40 |     | 85   | °C   |
| Maximum Allowable Power Dissipation at 25°C | PDIP-8           |     |     | 1126 | mW   |
|   | SOIC-8           |     |     | 740  | mW   |
|   | VSSOP-8          |     |     | 555  | mW   |
|   | 8-bump DSBGA     |     |     | 568  | mW   |

### 6.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | LMC555 |        |        |              | UNIT |
|-------------------------------|--|--------|--------|--------|--------------|------|
|                               |  | SOIC   | VSSOP  | PDIP   | 8-BUMP DSBGA |      |
|                               |  | 8 PINS | 8 PINS | 8 PINS | 8 PINS       |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance | 169    | 225    | 111    | 220          | °C/W |

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics


Test Circuit, T = 25°C, all switches open,  $\overline{\text{RESET}}$  to  $V_S$  unless otherwise noted<sup>(1)</sup>

| PARAMETER             |                               | TEST CONDITIONS   | MIN                | TYP                 | MAX                  | UNIT          |
|-----------------------|-------------------------------|---|--------------------|---------------------|----------------------|---------------|
| $I_S$                 | Supply Current                | $V_S = 1.5\text{ V}$<br>$V_S = 5\text{ V}$<br>$V_S = 12\text{ V}$   |                    | 50<br>100<br>150    | 150<br>250<br>400    | $\mu\text{A}$ |
| $V_{\text{CTRL}}$     | Control Voltage               | $V_S = 1.5\text{ V}$<br>$V_S = 5\text{ V}$<br>$V_S = 12\text{ V}$   | 0.8<br>2.9<br>7.4  | 1.0<br>3.3<br>8.0   | 1.2<br>3.8<br>8.6    | V             |
| $V_{\text{DIS}}$      | Discharge Saturation Voltage  | $V_S = 1.5\text{ V}, I_{\text{DIS}} = 1\text{ mA}$<br>$V_S = 5\text{ V}, I_{\text{DIS}} = 10\text{ mA}$                           |                    | 75<br>150           | 150<br>300           | mV            |
| $V_{\text{OL}}$       | Output Voltage (Low)          | $V_S = 1.5\text{ V}, I_O = 1\text{ mA}$<br>$V_S = 5\text{ V}, I_O = 8\text{ mA}$<br>$V_S = 12\text{ V}, I_O = 50\text{ mA}$       |                    | 0.2<br>0.3<br>1.0   | 0.4<br>0.6<br>2.0    | V             |
| $V_{\text{OH}}$       | Output Voltage (High)         | $V_S = 1.5\text{ V}, I_O = -0.25\text{ mA}$<br>$V_S = 5\text{ V}, I_O = -2\text{ mA}$<br>$V_S = 12\text{ V}, I_O = -10\text{ mA}$ | 1.0<br>4.4<br>10.5 | 1.25<br>4.7<br>11.3 |                      | V             |
| $V_{\text{TRIG}}$     | Trigger Voltage               | $V_S = 1.5\text{ V}$<br>$V_S = 12\text{ V}$   | 0.4<br>3.7         | 0.5<br>4.0          | 0.6<br>4.3           | V             |
| $I_{\text{TRIG}}$     | Trigger Current               | $V_S = 5\text{ V}$  |                    | 10                  |                      | pA            |
| $V_{\text{RES}}$      | Reset Voltage                 | $V_S = 1.5\text{ V}$ <sup>(2)</sup><br>$V_S = 12\text{ V}$  | 0.4<br>0.4         | 0.7<br>0.75         | 1.0<br>1.1           | V             |
| $I_{\text{RES}}$      | Reset Current                 | $V_S = 5\text{ V}$  |                    | 10                  |                      | pA            |
| $I_{\text{THRESH}}$   | Threshold Current             | $V_S = 5\text{ V}$  |                    | 10                  |                      | pA            |
| $I_{\text{DIS}}$      | Discharge Leakage             | $V_S = 12\text{ V}$   |                    | 1.0                 | 100                  | nA            |
| t                     | Timing Accuracy               | SW 2, 4 Closed<br>$V_S = 1.5\text{ V}$<br>$V_S = 5\text{ V}$<br>$V_S = 12\text{ V}$   | 0.9<br>1.0<br>1.0  | 1.1<br>1.1<br>1.1   | 1.25<br>1.20<br>1.25 | ms            |
| $\Delta t/\Delta V_S$ | Timing Shift with Supply      | $V_S = 5\text{ V} \pm 1\text{ V}$   |                    | 0.3%                |                      | V             |
| $\Delta t/\Delta T$   | Timing Shift with Temperature | $V_S = 5\text{ V}$  |                    | 75                  |                      | ppm/°C        |
| $f_A$                 | Astable Frequency             | SW 1, 3 Closed, $V_S = 12\text{ V}$   | 4.0                | 4.8                 | 5.6                  | kHz           |
| $f_{\text{MAX}}$      | Maximum Frequency             | Max. Freq. Test Circuit, $V_S = 5\text{ V}$   |                    | 3.0                 |                      | MHz           |
| $t_R, t_F$            | Output Rise and Fall Times    | Max. Freq. Test Circuit<br>$V_S = 5\text{ V}, C_L = 10\text{ pF}$   |                    | 15                  |                      | ns            |
| $t_{\text{PD}}$       | Trigger Propagation Delay     | $V_S = 5\text{ V}$ , Measure Delay from Trigger to Output   |                    | 100                 |                      | ns            |

(1) All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) If the RESET pin is to be used at temperatures of  $-20^\circ\text{C}$  and below  $V_S$  is required to be 2.0 V or greater.

## 7 Parameter Measurement Information




## 8 Detailed Description

### 8.1 Overview

The LMC555 is a CMOS version of the industry standard 555 series general-purpose timers. In addition to the standard package (SOIC, VSSOP, and PDIP) the LMC555 is also available in a chip-sized package (8-bump DSBGA) using TI's DSBGA package technology. The LMC555 offers the same capability of generating accurate time delays and frequencies as the LM555 but with much lower power dissipation and supply current spikes. When operated as a one-shot, the time delay is precisely controlled by a single external resistor and capacitor. In the astable mode, the oscillation frequency and duty cycle are accurately set by two external resistors and one capacitor. The use of TI's LCMOS process extends both the frequency range and the low supply capability. The LMC555 is available in an 8-pin PDIP, SOIC, VSSOP, and 8-bump DSBGA package.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Low-Power Dissipation

The LMC555 offers the same capability of generating accurate time delays and frequencies as the LM555 but with much lower power dissipation. A power dissipation of less than 0.2 mW can be achieved with a 1.5-V operating supply voltage and less than 1 mW with a 5-V operating supply voltage. The use of TI's LCMOS process allows this low supply current and voltage capability. Reduced supply current spikes during output transitions and extremely low reset, trigger and threshold currents also provide low power dissipation advantages with the LMC555.

## Feature Description (continued)

### 8.3.2 Various Packages and Compatibility

There are various packages available for use of the LMC555. In addition to the standard package (8-pin SOIC, VSSOP, and PDIP), the LMC555 is also available in a chip-sized package (8-bump DSBGA). The PDIP, SOIC, and VSSOP packages for the LMC555 are pin-for-pin compatible with the 555 series of timers (NE555/SE555/LM555) allowing flexibility in design and unnecessary modifications to PCB schematics and layouts.

### 8.3.3 Operates in Both Astable and Monostable Mode


The LMC555 can operate in both astable and monostable mode depending on the application requirements.

- Monostable mode: The LMC555 timer acts as a “one-shot” pulse generator. The pulse begins when the LMC555 timer receives a signal at the trigger input that falls below a 1/3 of the voltage supply. The width of the output pulse is determined by the time constant of an RC network. The output pulse ends when the voltage on the capacitor equals 2/3 of the supply voltage. The output pulse width can be extended or shortened depending on the application by adjusting the R and C values.
- Astable (free-running) mode: The LMC555 timer can operate as an oscillator and puts out a continuous stream of rectangular pulses having a specified frequency. The frequency of the pulse stream depends on the values of RA, RB, and C.

## 8.4 Device Functional Modes

### 8.4.1 Monostable Operation

In this mode of operation, the timer functions as a one-shot (Figure 3). The external capacitor is initially held discharged by internal circuitry. Upon application of a negative trigger pulse of less than 1/3  $V_S$  to the Trigger terminal, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.




**Figure 3. Monostable (One-Shot)**

The voltage across the capacitor then increases exponentially for a period of  $t_H = 1.1 R_A C$ , which is also the time that the output stays high, at the end of which time the voltage equals 2/3  $V_S$ . The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 4 shows the waveforms generated in this mode of operation. Because the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply.



Device Functional Modes (continued)



$V_{CC} = 5\text{ V}$   
 TIME = 0.1 ms/Div.  
 $R_A = 9.1\text{ k}\Omega$   
 $C = 0.01\text{ }\mu\text{F}$

Top Trace: Input 5 V/Div.  
 Middle Trace: Output 5 V/Div.  
 Bottom Trace: Capacitor Voltage 2 V/Div.

Figure 4. Monostable Waveforms

Reset overrides Trigger, which can override threshold. Therefore the trigger pulse must be shorter than the desired  $t_H$ . The minimum pulse width for the Trigger is 20 ns, and it is 400 ns for the Reset. During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least 10  $\mu\text{s}$  before the end of the timing interval. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal. The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not use, it is recommended that it be connected to  $V_+$  to avoid any possibility of false triggering. Figure 5 is a nomograph for easy determination of RC values for various time delays.

NOTE

In monostable operation, the trigger should be driven high before the end of timing cycle.





Figure 5. Time Delay

## Device Functional Modes (continued)

### 8.4.2 Astable Operation


If the circuit is connected as shown in [Figure 6](#) ( $\overline{\text{Trigger}}$  and Threshold terminals connected together) it will trigger itself and free run as a multivibrator. The external capacitor charges through  $R_A + R_B$  and discharges through  $R_B$ . Thus the duty cycle may be precisely set by the ratio of these two resistors.



**Figure 6. Astable (Variable Duty Cycle Oscillator)**

In this mode of operation, the capacitor charges and discharges between  $1/3 V_S$  and  $2/3 V_S$ . As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

[Figure 7](#) shows the waveform generated in this mode of operation.



$V_{CC} = 5 \text{ V}$   
 TIME = 20  $\mu\text{s}/\text{Div}$ .  
 $R_A = 3.9 \text{ k}\Omega$   
 $R_B = 9 \text{ k}\Omega$   
 $C = 0.01 \text{ }\mu\text{F}$

Top Trace: Output 5 V/Div.  
 Bottom Trace: Capacitor Voltage 1 V/Div.

**Figure 7. Astable Waveforms**

The charge time (output high) is given by

$$t_1 = 0.693 (R_A + R_B)C \quad (1)$$

And the discharge time (output low) by:

$$t_2 = 0.693 (R_B)C \quad (2)$$

Thus the total period is:

$$T = t_1 + t_2 = 0.693 (R_A + 2R_B)C \quad (3)$$


The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B)C} \quad (4)$$

[Figure 8](#) may be used for quick determination of these RC Values. The duty cycle, as a fraction of total period that the output is low, is:

$$D = \frac{R_B}{R_A + 2R_B} \quad (5)$$

**Device Functional Modes (continued)**



**Figure 8. Free-Running Frequency**

## 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The LMC555 timer can be used a various configurations, but the most commonly used configuration is in monostable mode. A typical application for the LMC555 timer in monostable mode is to turn on an LED for a specific time duration. A pushbutton is used as the trigger to output a high pulse when trigger pin is pulsed low. This simple application can be modified to fit any application requirement.

### 9.2 Typical Application

Figure 9 shows the schematic of the LM555 that flashes an LED in monostable mode.




Figure 9. Schematic of Monostable Mode to Flash an LED

#### 9.2.1 Design Requirements

The main design requirement for this application requires calculating the duration of time for which the output stays high. The duration of time is dependent on the R and C values (as shown in monostable figure) and can be calculated by:  $t = 1.1 \times R \times C$  seconds.

$$t = 1.1 \times R \times C$$

(6)

## Typical Application (continued)

### 9.2.2 Detailed Design Procedure

To allow the LED to flash on for a noticeable amount of time, a 5-second time delay was chosen for this application. By using the equation:

$$t = 1.1 \times R \times C \text{ seconds}$$

where

- RC equals 4.545 (7)

If R is chosen as 100 kΩ, C = 45.4 μF. The values of R = 100 kΩ and C = 47 μF was chosen based on standard values of resistors and capacitors.

A momentary push button switch connected to ground is connected to the trigger input with a 10-kΩ current limiting resistor pull up to the supply voltage. When the push button is pressed, the trigger pin goes to GND. An LED is connected to the output pin with a current limiting resistor in series from the output of the LMC555 to GND. The reset pin is not used and was connected to the supply voltage.

### 9.2.3 Application Curve

The data shown in Figure 10 was collected with the circuit used in the typical applications section. The LM555 was configured in the monostable mode with a time delay of 5.17 s. The waveforms correspond to:

- Top Waveform (Blue) – Capacitor voltage
- Middle Waveform (Purple) – Trigger
- Bottom Waveform (Green) – Output

As the trigger pin pulses low, the capacitor voltage starts charging and the output goes high. The output goes low as soon as the capacitor voltage reaches 2/3 of the supply voltage, which is the time delay set by the R and C value. For this example, the time delay is 5.17 seconds.





Figure 10. Trigger, Capacitor Voltage, and Output Waveforms in Monostable Mode

### 9.3 Frequency Divider

The monostable circuit of [Figure 11](#) can be used as a frequency divider by adjusting the length of the timing cycle. [Figure 12](#) shows the waveforms generated in a divide by three circuit.




**Figure 11. Monostable (One-Shot)**

#### 9.3.1 Design Requirements

Design a frequency divider by adjusting the length of the timing cycle.


#### 9.3.2 Application Curve



**Figure 12. Frequency Divider Waveforms**

### 9.4 Pulse Width Modulator

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to the control voltage terminal. [Figure 13](#) shows the circuit, and in [Figure 14](#) are some waveform examples.



**Figure 13. Pulse Width Modulator**

#### 9.4.1 Design Requirements

Modulator the output pulse width by the signal applied to the control voltage terminal.

## Pulse Width Modulator (continued)

### 9.4.2 Application Curve




Figure 14. Pulse Width Modulator Waveforms

### 9.5 Pulse Position Modulator

This application uses the timer connected for astable operation, as in Figure 15, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 16 shows the waveforms generated for a triangle wave modulation signal.




Figure 15. Pulse Position Modulator

#### 9.5.1 Design Requirements

Using astable operation vary the pulse position with a modulating signal applied to the control voltage terminal.

#### 9.5.2 Application Curve




Figure 16. Pulse Position Modulator Waveforms

## LMC555

JAJSBA6M – FEBRUARY 2000 – REVISED JULY 2016


www.ti.com

### 9.6 50% Duty Cycle Oscillator

The frequency of oscillation is:

$$f = 1/(1.4 R_C C)$$

(8)



**Figure 17. 50% Duty Cycle Oscillator**

#### 9.6.1 Design Requirements

An oscillator with a 50% duty cycle output.



## 10 Power Supply Recommendations

The LMC555 requires a voltage supply within 1.5 V to 15 V. Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is 0.1  $\mu\text{F}$  in parallel with 1- $\mu\text{F}$  electrolytic. Place the bypass capacitors as close as possible to the LMC555 and minimize the trace length.

## 11 Layout

### 11.1 Layout Guidelines

Standard PCB rules apply to routing the LMC555. The 0.1  $\mu\text{F}$  in parallel with a 1- $\mu\text{F}$  electrolytic capacitor should be as close as possible to the LMC555. The capacitor used for the time delay should also be placed as close to the discharge pin. A ground plane on the bottom layer can be used to provide better noise immunity and signal integrity.

### 11.2 Layout Example

The figure below is the basic layout for various applications.

- C1 – based on time delay calculations
- C2 – 0.01  $\mu\text{F}$  bypass capacitor for control voltage pin
- C3 – 0.1  $\mu\text{F}$  bypass ceramic capacitor
- C4 – 1- $\mu\text{F}$  electrolytic bypass capacitor
- R1 – based on time delay calculations
- U1 – LMC555




Figure 18. PCB Layout

## 12 デバイスおよびドキュメントのサポート

### 12.1 ドキュメントの更新通知を受け取る方法

ドキュメントの更新についての通知を受け取るには、[ti.com](http://ti.com)のデバイス製品フォルダを開いてください。右上の隅にある「通知を受け取る」をクリックして登録すると、変更されたすべての製品情報に関するダイジェストを毎週受け取れます。変更の詳細については、修正されたドキュメントに含まれている改訂履歴をご覧ください。

### 12.2 コミュニティ・リソース

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™オンライン・コミュニティ** *TIのE2E (Engineer-to-Engineer) コミュニティ*。エンジニア間の共同作業を促進するために開設されたものです。e2e.ti.comでは、他のエンジニアに質問し、知識を共有し、アイデアを検討して、問題解決に役立てることができます。

**設計サポート** *TIの設計サポート* 役に立つE2Eフォーラムや、設計サポート・ツールをすばやく見つけることができます。技術サポート用の連絡先情報も参照できます。

### 12.3 商標

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 12.4 静電気放電に関する注意事項



これらのデバイスは、限定的なESD(静電破壊)保護機能を内蔵しています。保存時または取り扱い時は、MOSゲートに対する静電破壊を防止するために、リード線同士をショートさせておくか、デバイスを導電フォームに入れる必要があります。

### 12.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 メカニカル、パッケージ、および注文情報

以降のページには、メカニカル、パッケージ、および注文に関する情報が記載されています。この情報は、そのデバイスについて利用可能な最新のデータです。このデータは予告なく変更されることがあり、ドキュメントが改訂される場合もあります。本データシートのブラウザ版を使用されている場合は、画面左側の説明をご覧ください。

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| LMC555CM         | NRND          | SOIC         | D               | 8    | 95          | TBD                        | Call TI                 | Call TI              | -40 to 85    | LMC<br>555CM            |                         |
| LMC555CM/NOPB    | ACTIVE        | SOIC         | D               | 8    | 95          | Green (RoHS<br>& no Sb/Br) | SN                      | Level-1-260C-UNLIM   | -40 to 85    | LMC<br>555CM            | <a href="#">Samples</a> |
| LMC555CMM        | NRND          | VSSOP        | DGK             | 8    | 1000        | TBD                        | Call TI                 | Call TI              | -40 to 85    | ZC5                     |                         |
| LMC555CMM/NOPB   | ACTIVE        | VSSOP        | DGK             | 8    | 1000        | Green (RoHS<br>& no Sb/Br) | SN                      | Level-1-260C-UNLIM   | -40 to 85    | ZC5                     | <a href="#">Samples</a> |
| LMC555CMMX       | NRND          | VSSOP        | DGK             | 8    | 3500        | TBD                        | Call TI                 | Call TI              | -40 to 85    | ZC5                     |                         |
| LMC555CMMX/NOPB  | ACTIVE        | VSSOP        | DGK             | 8    | 3500        | Green (RoHS<br>& no Sb/Br) | SN                      | Level-1-260C-UNLIM   | -40 to 85    | ZC5                     | <a href="#">Samples</a> |
| LMC555CMX        | NRND          | SOIC         | D               | 8    | 2500        | TBD                        | Call TI                 | Call TI              | -40 to 85    | LMC<br>555CM            |                         |
| LMC555CMX/NOPB   | ACTIVE        | SOIC         | D               | 8    | 2500        | Green (RoHS<br>& no Sb/Br) | SN                      | Level-1-260C-UNLIM   | -40 to 85    | LMC<br>555CM            | <a href="#">Samples</a> |
| LMC555CN/NOPB    | ACTIVE        | PDIP         | P               | 8    | 40          | Green (RoHS<br>& no Sb/Br) | Call TI   SN            | Level-1-NA-UNLIM     | -40 to 85    | LMC<br>555CN            | <a href="#">Samples</a> |
| LMC555CTP/NOPB   | ACTIVE        | DSBGA        | YPB             | 8    | 250         | Green (RoHS<br>& no Sb/Br) | SNAGCU                  | Level-1-260C-UNLIM   | -40 to 85    | F<br>02                 | <a href="#">Samples</a> |
| LMC555CTPX/NOPB  | ACTIVE        | DSBGA        | YPB             | 8    | 3000        | Green (RoHS<br>& no Sb/Br) | SNAGCU                  | Level-1-260C-UNLIM   | -40 to 85    | F<br>02                 | <a href="#">Samples</a> |
| LMC555IM/NOPB    | ACTIVE        | SOIC         | D               | 8    | 95          | Green (RoHS<br>& no Sb/Br) | SN                      | Level-1-260C-UNLIM   | -40 to 125   | LMC<br>555IM            | <a href="#">Samples</a> |
| LMC555IMX/NOPB   | ACTIVE        | SOIC         | D               | 8    | 2500        | Green (RoHS<br>& no Sb/Br) | SN                      | Level-1-260C-UNLIM   | -40 to 125   | LMC<br>555IM            | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

---

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LMC555CMM       | VSSOP        | DGK             | 8    | 1000 | 178.0              | 12.4               | 5.3     | 3.4     | 1.4     | 8.0     | 12.0   | Q1            |
| LMC555CMM/NOPB  | VSSOP        | DGK             | 8    | 1000 | 178.0              | 12.4               | 5.3     | 3.4     | 1.4     | 8.0     | 12.0   | Q1            |
| LMC555CMMX      | VSSOP        | DGK             | 8    | 3500 | 330.0              | 12.4               | 5.3     | 3.4     | 1.4     | 8.0     | 12.0   | Q1            |
| LMC555CMMX/NOPB | VSSOP        | DGK             | 8    | 3500 | 330.0              | 12.4               | 5.3     | 3.4     | 1.4     | 8.0     | 12.0   | Q1            |
| LMC555CMX       | SOIC         | D               | 8    | 2500 | 330.0              | 12.4               | 6.5     | 5.4     | 2.0     | 8.0     | 12.0   | Q1            |
| LMC555CMX/NOPB  | SOIC         | D               | 8    | 2500 | 330.0              | 12.4               | 6.5     | 5.4     | 2.0     | 8.0     | 12.0   | Q1            |
| LMC555CTP/NOPB  | DSBGA        | YPB             | 8    | 250  | 178.0              | 8.4                | 1.5     | 1.5     | 0.66    | 4.0     | 8.0    | Q1            |
| LMC555CTPX/NOPB | DSBGA        | YPB             | 8    | 3000 | 178.0              | 8.4                | 1.5     | 1.5     | 0.66    | 4.0     | 8.0    | Q1            |
| LMC555IMX/NOPB  | SOIC         | D               | 8    | 2500 | 330.0              | 12.4               | 6.5     | 5.4     | 2.0     | 8.0     | 12.0   | Q1            |

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LMC555CMM       | VSSOP        | DGK             | 8    | 1000 | 210.0       | 185.0      | 35.0        |
| LMC555CMM/NOPB  | VSSOP        | DGK             | 8    | 1000 | 210.0       | 185.0      | 35.0        |
| LMC555CMMX      | VSSOP        | DGK             | 8    | 3500 | 367.0       | 367.0      | 35.0        |
| LMC555CMMX/NOPB | VSSOP        | DGK             | 8    | 3500 | 367.0       | 367.0      | 35.0        |
| LMC555CMX       | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 35.0        |
| LMC555CMX/NOPB  | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 35.0        |
| LMC555CTP/NOPB  | DSBGA        | YPB             | 8    | 250  | 210.0       | 185.0      | 35.0        |
| LMC555CTPX/NOPB | DSBGA        | YPB             | 8    | 3000 | 210.0       | 185.0      | 35.0        |
| LMC555IMX/NOPB  | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 35.0        |



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
  - E. Falls within JEDEC MO-187 variation AA, except interlead flash.



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


YPB0008



# PACKAGE OUTLINE

DSBGA - 0.575 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT


YPB0008

DSBGA - 0.575 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE  
SCALE:40X



SOLDER MASK DETAILS  
NOT TO SCALE

4215100/B 07/2016

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 ([www.ti.com/lit/snva009](http://www.ti.com/lit/snva009)).

# EXAMPLE STENCIL DESIGN

YPB0008

DSBGA - 0.575 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.125mm THICK STENCIL  
SCALE:50X

4215100/B 07/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

## 重要なお知らせと免責事項

TI は、技術データと信頼性データ(データシートを含みます)、設計リソース(リファレンス・デザインを含みます)、アプリケーションや設計に関する各種アドバイス、Web ツール、安全性情報、その他のリソースを、欠陥が存在する可能性のある「現状のまま」提供しており、商品性および特定目的に対する適合性の黙示保証、第三者の知的財産権の非侵害保証を含むいかなる保証も、明示的または黙示的にかかわらず拒否します。

これらのリソースは、TI 製品を使用する設計の経験を積んだ開発者への提供を意図したものです。(1) お客様のアプリケーションに適した TI 製品の選定、(2) お客様のアプリケーションの設計、検証、試験、(3) お客様のアプリケーションが適用される各種規格や、その他のあらゆる安全性、セキュリティ、またはその他の要件を満たしていることを確実にする責任を、お客様のみが単独で負うものとします。上記の各種リソースは、予告なく変更される可能性があります。これらのリソースは、リソースで説明されている TI 製品を使用するアプリケーションの開発の目的でのみ、TI はその使用をお客様に許諾します。これらのリソースに関して、他の目的で複製することや掲載することは禁止されています。TI や第三者の知的財産権のライセンスが付与されている訳ではありません。お客様は、これらのリソースを自身で使用した結果発生するあらゆる申し立て、損害、費用、損失、責任について、TI およびその代理人を完全に補償するものとし、TI は一切の責任を拒否します。

TI の製品は、TI の販売条件 ([www.tij.co.jp/ja-jp/legal/termsofsale.html](http://www.tij.co.jp/ja-jp/legal/termsofsale.html))、または [ti.com](http://ti.com) やかかる TI 製品の関連資料などのいずれかを通じて提供する適用可能な条項の下で提供されています。TI がこれらのリソースを提供することは、適用される TI の保証または他の保証の放棄の拡大や変更を意味するものではありません。

Copyright © 2020, Texas Instruments Incorporated

日本語版 日本テキサス・インスツルメンツ株式会社