



# REVISION HISTORY

Revision	Description	Date
V1.1	First released	August 2015
V2.1	For SanDisk 1Znm solution	January 2017
V2.2	Updated part number information	May 2017
V2.3	Added sMLC 4GB~32GB	May 2017
V2.4	Added Product Feature information	June 2017
V2.5	Added MLC 128GB/256GB and sMLC 64GB/128GB	October 2017
V2.6	Added ESD Ability and Table 4	March 2018
V2.7	Added waterproof and power consumption information	April 2018
V2.8	Name changed from sMLC to aMLC.	June 2018
V2.9	Added 1.3 TBW (Tera Byte Written).	March 2020
V3.0	Added 1.2 Product Features and 3.8 Dust proof	July 2020



#### 1. Product Introduction

#### 1.1. Overview

The Industrial SD Card is designed for demanding industrial applications.

Moreover, the Industrial SD Card supports Ultra High Speed (UHS) interface transfer mode, provides high write/read data transfer rate, high random IOPS, sudden Power-Fails protection, adaptive static wear-leveling, read/program disturb management, etc.

It was designed to meet the high quality, high reliability, high performance, and versatile environmental requirements.

#### 1.2. Product Features

- Interface: 9 pins SD standard interface
- Compliant SD Card Specification 3.0
- Density support:
  - MLC:8GB~256GB
  - aMLC (Advanced MLC, single bit per cell MLC): 4GB~128GB
- Bus Speed Mode:
  - DS-Default Speed mode: 3.3V signaling, frequency up to 25MHz, up to 12.5MB/sec
  - HS-High Speed mode: 3.3V signaling, frequency up to 50MHz, up to 25MB/sec
  - SDR12: 1.8V signaling, frequency up to 25MHz, up to 12.5MB/sec
  - SDR25: 1.8V signaling, frequency up to 50MHz, up to 25MB/sec
  - SDR50: 1.8V signaling, frequency up to 100MHz, up to 50MB/sec
  - SDR104: 1.8V signaling, frequency up to 208MHz, up to 104MB/sec
  - DDR50: 1.8V signaling, frequency up to 50MHz, sampled on both clock edges, up to 50MB/s
- Operating at -25°C to 85°C
- Flash: MLC NAND Flash (SDTNSGAMA-008G, SDTNSGAMA-016G)
- Controller: ET1288
- Program/Erase Cycle: 3,000 Cycles (MLC)
- Program/Erase Cycle: 20,000 Cycles (aMLC)
- Built-in ECC corrects up to 43 bits/1 KB
- Read disturbance management (Auto-Refresh)
- Adaptive wear leveling
- Management of sudden power-fails
- SMART Function support
- Support CPRM (Content Protection for Recordable Media) of SD Card
- Support Water & Dust proof IEC 60529 IP58
- aMLC (Advanced MLC, single bit per cell MLC) support, enhance the performance and product endurance.



## 1.3. TBW (Tera Bytes Written)

Capacity	4GB	8GB	16GB	32GB	64GB	128GB	256GB
MLC	_	19.6TB	39.2TB	78.4TB	156.8TB	313.6TB	627.2TB
aMLC	65.3TB	130.6TB	261.2TB	522.4TB	1047.3TB	2094.6TB	_

<sup>\*</sup>The endurance of disk could be varying based on user behavior, NAND endurance cycles, and write amplification factor. It is not guaranteed by flash vendor.
\*Client workload by JESD-219A



## 2. SD Card Interface Description

#### 2.1 SD Pin Assignment

**Table 1: SD Bus Mode Pin Definition** 

Pin#	Name	Туре	SD Description
1	CD/DAT3	I/O	Card Detect / Data Line [Bit3]
2	CMD	PP	Command / Response
3	VS	S	Supply Voltage Ground
4	VDD	S	Supply Voltage
5	CLK	I	Clock
6	VS	S	Supply Voltage Ground
7	DAT0	I/O	Data Line [Bit 0]
8	DAT1	I/O	Data Line [Bit 1]
9	DAT2	I/O	Data Line [Bit 2]

#### Notes:

- 1) S: power supply; I: input; O: output using push-pull drivers; PP: I/O using push-pull drivers.
- 2) The extended DAT Lines (DAT1-DAT3) are input on power up. They start to operate as DAT lines after SET\_BUS\_WIDTH command. The Host shall keep its own
  - DAT1-DAT3 lines in input mode, as well, while they are not used. It is defined so, in order to keep compatibility to Multi-media Cards.
- 3) After power up this line (Pin1) is input with 50Kohm pull-up (can be used for card detection or SPI mode selection). The pull-up should be disconnected by user,

during regular data transfer, with SET\_CLR\_CARD\_DETECT (ACMD42) command.

**Table 2: SPI Bus Mode Pin Definition** 

Pin#	Name	Туре	SD Description
1	CS		Chip Select (neg true)
2	DI		Data In
3	VSS	S	Supply Voltage Ground
4	VDD	S	Supply Voltage
5	SCLK	I	Clock
6	VSS	S	Supply Voltage Ground
7	DO	0	Data Out
8	RSV		Reserved
9	RSV		Reserved






Figure 1: Functional Diagram

## 2.2 SD Bus Topology

The SD bus has six communication lines and three supply lines:

- CMD: Command is bi-directional signal. (Host and card drivers are operating in push pull mode.)
- DAT0-3: Data lines are bi-directional signals. (Host and card drivers are operating in push pull mode.)
- CLK: Clock is a host to cards signal. (CLK operates in push pull mode.)
- VDD: VDD is the power supply line for all cards.
- VSS: VSS is the power ground line.

During the initialization process, commands are sent to each card individually, allowing the application to detect the cards and assign logical addresses to the physical slots. Data is always sent to each card individually. However, to simplify the handling of the card stack, after initialization, all commands may be sent concurrently to all cards. Addressing information is provided in the command packet.



The following figure shows the bus topology of several cards with one host in SD Bus mode.




Figure 2: Memory Card System Bus Topology

### 2.3 SPI Bus Topology

The memory Card SPI interface is compatible with SPI hosts available on the market. As any other SPI device, the SD Memory Card SPI channel consists of the following 4 signals:

- CS: Host to card Chip Select signal.
- CLK: Host to card clock signal.
- Data In: Host to card data signal.
- Data Out: Card to host data signal.

Another SPI common characteristic, which is implemented in the Memory Card as well, is byte transfers. All data tokens are multiples of 8bit bytes and always byte aligned to the CS signal.

The card identification and addressing methods are replaced by a hardware Chip Select (CS) signal. There are no broadcast commands, a card (slave) is selected by asserting (active low) the CS signal. The CS signal shall be continuously active for the duration of the SPI transaction (command, response, and data). The only exception occurs during card programming, when the host can de-assert the CS signal without affecting the programming process.

The SPI interface uses the 7 out of the SD 9 signals (DAT1 and DAT2 are not used, DAT3 is the CS signal) of the SD bus.






Figure 3: SPI mode SD Memory Card Bus System



## 3. Specifications

#### 3.1. Performance

Max. Data Transfer Rate

■ Read: 90MB/s; Write: 70MB/s

### 3.2. NAND Flash Memory

Industrial SD Card uses Multi Level Cell (MLC) NAND Flash memory, which is non-volatility, high reliability and highspeed memory storage.

#### 3.3. Power Requirement

## 3.3.1. DC Input Voltage

■ 2.7V to 3.6V

## 3.4. Temperature Range

-25°C to +85°C

### 3.5. Humidity

Relative Humidity: 5-95%, non-condensing

## 3.6. Waterproof

Waterproof level: IEC 60529 IPX8.

Test Condition	Referred standard		
Depth of water 1.5m for 30 mins.	IEC 60529 IPX8		

## 3.7. ESD Ability

Test Condition	Referred standard		
● Contact discharge: ± 2KV, ± 4KV	SD Spec. Appendix D.1		
● Air discharge: ± 4KV, ± 8KV, ± 15KV	SD Spec. Appendix D.2		

#### 3.8. Dust Proof

Dust proof level: IEC 60529 IP5X.

Test Condition	Referred standard
Depression of 2 KPa, Talcum powder 2kg/m³, 8 hrs.	IEC 60529 IP5X



## 4. Electrical Specifications

#### 4.1. General DC Characteristic

**Table 3: Absolute Maximum Ratings** 

Symbol	Parameter	Min.	Max.	Unit	Note
T <sub>storage</sub>	Storage Temperature	-40	85	ပဲ့	-
Ta	Ambient Operating Temperature	-25	85	°C	-
Vı	3.3V External Input Voltage	-0.3	3.6	V	-

**Table 4: Power Consumption** 

Symbol	Parameter	Min.	Тур.	Max.	Unit
	Read Current at 3.3V (High Speed Mode)		76	200	mA
Read	Read Current at 1.8V (UHS-I Mode)	-	220	800	mA
Write Current at 3.3V (High Speed Mod		-	80	200	mA
Write Current at 1.8V (UHS-I Mode)		-	210	800	mA
I <sub>STBY</sub>	Standby Current	-	0.6	15	mA

## 4.2. Bus Operation Conditions for 3.3V Signaling

## 4.2.1 Threshold Level for High Voltage Range

**Table 5: Threshold Level for High Voltage** 

Parameter	Symbol	Min	Max	Unit	Remark
Supply Voltage	$V_{DD}$	2.7	3.6	V	
Output High Voltage	V <sub>OH</sub>	0.75* V <sub>DD</sub>		V	I <sub>OH</sub> =2mA V <sub>DD min</sub>
Output Low Voltage	V <sub>OL</sub>		0.125* V <sub>DD</sub>	V	I <sub>OL</sub> =2mA V <sub>DD min</sub>
Input High Voltage	V <sub>IH</sub>	0.625* V <sub>DD</sub>	V <sub>DD</sub> +0.3	V	
Input Low Voltage	V <sub>IL</sub>	V <sub>ss</sub> -0.3	0.25*V <sub>DD</sub>	V	
Power Up Time			250	ms	From 0V to V <sub>DD min</sub>

## 4.2.2 Peak Voltage and Leakage Current

Table 6: Peak Voltage and Leakage Current

Parameter	Symbol	Min	Max	Unit	Remark	
Peak voltage on all lines		-0.3	V <sub>DD</sub> +0.3	V		
All Inputs			_	•		
Input Leakage Current		-10	10	uA		
All Outputs						
Output Leakage Current		-10	10	uA		



## 4.2.3 Bus Signal Line Load

Table 7: Bus Operating Conditions - Signal Line's Load

Parameter	Symbol	Min	Max	Unit	Remark
Pull-up resistance	R <sub>CMD</sub> R <sub>DAT</sub>	10	100	ΚΏ	To prevent bus floating
Total bus capacitance for each signal line	C <sub>L</sub>		40	pF	1 card C <sub>HOST</sub> +C <sub>BUS</sub> shall not exceed 30pF
Card capacitance for each signal pin	C <sub>CARD</sub>		10	pF	
Maximum signal inductance			16	nH	
Pull-up resistance inside card(pin1)	R <sub>DAT3</sub>	10	90	ΚΏ	May be used for card detection
Capacity Connected to Power Line	C <sub>c</sub>		5	uF	To prevent inrush current

## 4.2.4 Bus Signal Levels

As the bus can be supplied with a variable supply voltage, all signal levels are related to the supply voltage.




Figure 4: Bus Signal Levels

To meet the requirements of the JEDEC specification JESD8-1A and JESD8-7, the card input and output voltages shall be within the specified ranges shown in Table 6 for any VDD of the allowed voltage range.



## 4.2.5 Bus Timing (Default)




Figure 5: Card input Timing (Default Speed Card)




Figure 6: Card Output Timing (Default Speed Mode)

**Table 8: Bus Timing-Parameters Values (Default Speed)** 

	•		•		
Parameter	Symbol	Min.	Max	Unit	Remark
Clock CLK ( All values are referred to	min (V <sub>IH</sub> )	and max ( \	/ <sub>IL</sub> )		
Clock frequency data transfer	fpp	0	25	MHz	C <sub>CARD</sub> ≤ 10pF (1 card)
Clock frequency Identification	f <sub>OD</sub>	0(1)/100	400	KHz	C <sub>CARD</sub> ≤ 10pF (1 card)
Clock low time	t <sub>WL</sub>	10		ns	C <sub>CARD</sub> ≤ 10pF (1 card)
Clock high time	$t_{WH}$	10		ns	C <sub>CARD</sub> ≤ 10pF (1 card)
Clock rise time	t <sub>TLH</sub>		10	ns	C <sub>CARD</sub> ≤ 10pF (1 card)
Clock fall time	t <sub>THL</sub>		10	ns	C <sub>CARD</sub> ≤ 10pF (1 card)



Inputs CMD, DAT (referenced to CLK)						
Input set-up time	t <sub>ISU</sub>	5		ns	C <sub>CARD</sub> ≤ 10pF (1 card)	
Input hold time	t <sub>TH</sub>	5		ns	C <sub>CARD</sub> ≤ 10pF (1 card)	
Outputs CMD, DAT (referenced to CLF	ζ)					
Output Delay time during Data Transfer Mode	t <sub>ODLY</sub>	0	14	ns	$C_L \le 40 pF (1 card)$	
Output Hold time	t <sub>OH</sub>	0	50	ns	C <sub>L</sub> ≤ 40pF (1 card)	

<sup>(1) 0</sup> Hz means to stop the clock. The given minimum frequency range is for cases were continues clock is required (refer to Chapter 4.4-Clock Control)

## 4.2.6 Bus Timing (High-Speed Mode)




Figure 7: Card Input Timing (High Speed Card)




Figure8: Card Output Timing (High Speed Mode)

13



Table 9: Bus Timing - Parameters Values(High Speed)

Parameter	Symbol	Min.	Max	Unit	Remark				
Clock CLK ( All values are referred to m	<b>Clock CLK</b> ( All values are referred to min ( $V_{IH}$ ) and max ( $V_{IL}$ )								
Clock frequency data transfer	fpp	0	50	MHz	C <sub>CARD</sub> ≤ 10pF (1 card)				
Clock low time	$t_WL$	7		ns	C <sub>CARD</sub> ≤ 10pF (1 card)				
Clock high time	t <sub>WH</sub>	7		ns	C <sub>CARD</sub> ≤ 10pF (1 card)				
Clock rise time	t <sub>TLH</sub>		3	ns	C <sub>CARD</sub> ≤ 10pF (1 card)				
Clock fall time	$t_{THL}$		3	ns	C <sub>CARD</sub> ≤ 10pF (1 card)				
Inputs CMD, DAT (referenced to CLK)									
Input set-up time	$t_{ISU}$	6		ns	C <sub>CARD</sub> ≤ 10pF (1 card)				
Input hold time	t <sub>TH</sub>	2		ns	C <sub>CARD</sub> ≤ 10pF (1 card)				
Outputs CMD, DAT (referenced to CLK)									
Output Delay time during Data Transfer Mode	$t_{ODLY}$		14	ns	C <sub>L</sub> ≤ 40pF (1 card)				
Output Hold time	t <sub>OH</sub>	2.5		ns	C <sub>L</sub> ≥ 15pF (1 card)				
Total System capacitance for each line <sup>1</sup>	$C_L$		40	pF	1 card				

<sup>1)</sup> In order to satisfy sever timing, host shall drive only one card.

## 4.3 Bus Operation Conditions for 1.8V Signaling

## 4.3.1 Threshold Level for High Voltage Range

**Table 10: Threshold Level for High Voltage** 

Parameter	Symbol	Min	Max	Unit	Remark
Supply Voltage	$V_{DD}$	2.7	3.6	V	
Regulator Voltage	$V_{\text{DDIO}}$	1.7	1.95	V	Generated by V <sub>DD</sub>
Output High Voltage	V <sub>OH</sub>	1.4		V	I <sub>OH</sub> =2mA V <sub>DD min</sub>
Output Low Voltage	V <sub>OL</sub>		0.45	V	I <sub>OL</sub> =2mA V <sub>DD min</sub>
Input High Voltage	V <sub>IH</sub>	1.27	2.0	V	
Input Low Voltage	V <sub>IL</sub>	V <sub>ss</sub> -0.3	0.58	V	

## 4.3.2 Peak Voltage and Leakage Current

**Table 11: Peak Voltage and Leakage Current** 

Parameter	Symbol	Min	Max	Unit	Remark
Input Leakage Current		-2	2	uA	DAT3 pull-up is disconnected



## 4.3.3 Bus Timing Specification in SDR12, SDR25, SDR50 and SDR104 Modes

## 4.3.3.1 Clock Timing




Figure 9: Clock Signal Timing

**Table 12: Clock Signal Timing** 

Symbol	Min	Max	Unit	Remark
t <sub>CLK</sub>	4.8	-	ns	208MHz (Max.), Between rising edge, V <sub>CT</sub> =0.975V
$t_{CR},t_{CF}$	-	0.2* t <sub>CLK</sub>	ns	tcr, tcr < 2.00ns (max.) at 208MHz, Ccard=10pF tcr, tcr < 2.00ns (max.) at 100MHz, Ccard=10pF The absolute maximum value of tcr, tcr is 10ns regardless of clock frequency
Clock Duty	30	70	%	

## 4.3.3.2 Card Input Timing




Figure 10: Card Input Timing

Table 13: SDR50 and SDR104 Input Timing

Symbol	Min	Max	Unit	SDR104 mode
t <sub>IS</sub>	1.40	-	ns	$C_{CARD} = 10pF, V_{CT} = 0.975V$
t <sub>iH</sub>	0.80		ns	$C_{CARD} = 5pF$ , $V_{CT} = 0.975V$
Symbol	Min	Max	Unit	SDR12, SDR25 and SDR50 modes
t <sub>IS</sub>	3.00	-	ns	$C_{CARD} = 10pF, V_{CT} = 0.975V$
t <sub>IH</sub>	0.80	-	ns	C <sub>CARD</sub> = 5pF, V <sub>CT</sub> = 0.975V



## 4.3.3.3 Card Output Timing

## 4.3.3.3.1 Output Timing of Fixed Data Window (SDR12, SDR25 and SDR50)




Figure 11: Output Timing of Fixed Date Window

**Table 14: Output Timing of Fixed Data Window** 

Symbol	Min	Max	Unit	Remark
t <sub>ODLY</sub>	_	7.5	ns	$t_{\text{CLK}} \ge 10.0 \text{ns}$ , CL=30pF, using driver Type B, for SDR50.
t <sub>ODLY</sub>		14	ns	$t_{\text{CLK}} \ge 20.0 \text{ns}$ , CL=40pF, using driver Type B, for SDR25 and SDR12.
t <sub>OH</sub>	1.5	_	ns	Hold time at the t <sub>ODLY</sub> (min.). CL=15pF

## 4.3.3.3.2 Output Timing of Variable Window (SDR104)




Figure 12: Output Timing of Variable Data Window

**Table 15: Output Timing of Variable Data Window** 

Symbol	Min	Max	Unit	Remark
t <sub>OP</sub>	-	2	UI	Card Output Phase
$\Deltat_{\sf OP}$	-350	+1550	ps	Delay variation due to temperature change after tuning
t <sub>ODW</sub>	0.60	-	UI	t <sub>ODW</sub> = 2.88ns at 208MHz



#### 5. Mechanical Dimensions

The mechanical dimensions of industrial SD card were basically followed the mechanical form factor definitions on SD-Memory card specifications which constructed by SD card association.




Figure 13: Top View





Figure 14: Bottom View






Figure 15: Side View



# 6. Ordering Information

Flash Type	Part Number	Capacity
	EHC08GMBWGBECD	8GB
	EHC16GMBWHBECD	16GB
MLC	EHC32GMBWHBECD	32GB
IVILC	EXC64GMBWHBECD	64GB
	EXC12GMBWHBECD	128GB
	EXC25GMBWHBECD	256GB
	EHC04GPBWGBECDA	4GB
	EHC08GPBWHBECDA	8GB
aMLC	EHC16GPBWHBECDA	16GB
aiviLC	EHC32GPBWHBECDA	32GB
	EXC64GPBWHBECDA	64GB
	EXC12GPBWHBECDA	128GB