# 8-bit Enhanced USB MCU CH552/CH551

Datasheet Version: 1G https://wch-ic.com

## 1. Overview

CH552 is an enhanced E8051 core MCU compatible with MCS51 instruction set. 79% of its instructions are single-byte single-cycle instructions, and the average instruction speed is  $8 \sim 15$  times faster than that of the standard MCS51.

CH552 supports the maximum 24MHz system clock frequency, and has built-in 16K program memory ROM, 256-byte internal iRAM and 1K-byte internal xRAM. xRAM supports direct memory access (DMA).

CH552 has built-in analog-to-digital converter (ADC), touch key capacitance detection, 3 sets of timers, signal capture, PWM, 2 UARTs, SPI, USB device controller and full-speed transceiver and other function modules.

CH551 is a simplified version of CH552. The program memory ROM is 10K, the on-chip xRAM is 512 bytes, the asynchronous serial port is only UART0, the package form is only SOP16, the touch key only has 4 channels, and ADC analog-digital conversion module and USB type-C module are removed, and others are the same as those of CH552. Please directly refer to CH552 datasheet and technical resources.

Product	Program ROM	RAM	DataFlash	USB device	type-C	Timer	PWM	UART	SPI	ADC	Touch key
CH552	16KB	1280	128	Full/low-speed	Configurable	3 sets 2	2 sets	2	-Master/slave		6-channel
CH551	10KB	768			None			1		None	4-channel

The following is the internal block diagram of CH552, for reference only.



## 2. Features

- Core: Enhanced E8051 core compatible with MCS51 command set, 79% of its commands are single-byte single-cycle commands, and the average command speed is 8 ~ 15 times faster than that of the standard MCS51, with special XRAM data fast copy command, and double DPTR pointers.
- ROM: Non-volatile memory ROM that can be programmed for many times, with the capacity of 16KB, can all be used for program storage. Or it can be divided into a 14KB program storage area and a 2KB BootLoader/ISP program area.
- DataFlash: 128-byte non-volatile data memory that can be erased for multiple times and supports rewrite data in unit of byte.
- RAM: 256-byte internal iRAM, which can be used for fast temporary storage of data and stack. 1KB on-chip xRAM, which can be used for temporary storage of large amount of data and direct memory access (DMA).
- USB: Built-in USB controller and USB transceiver, support USB-Device mode, support USB type-C master-slave detection, support USB 2.0 full-speed (12Mbps) and low-speed (1.5Mbps) traffic. Support data packet of up to 64 bytes, built-in FIFO, and support DMA.
- Timer: 3 sets of timers (T0/T1/T2), which are standard MCS51 timers.
- Capture: Timer T2 is extended to support 2-channel signal capture.
- PWM: 2 PWM outputs, PWM1 and PWM2, are 2-channel 8-bit PWM output.
- UART: 2 sets of UARTs. Both support higher communication baud rate. UART0 is a standard MCS51 serial port.
- SPI: The SPI controller has built-in FIFO, and the clock frequency can reach half of the system dominant frequency Fsys. It supports simplex multiplex of serial data input and output, and Master/Slave mode.
- ADC: 4-channel 8-bit A/D converter. It supports voltage comparison.
- Touch-key: 6-channel capacitance detection. It supports up to 15 touchkeys, and supports independent timing interrupt.
- GPIO: Up to 17 GPIO pins (including XI/XO and RST as well as USB signal pins).
- Interrupt: It supports 14 sets of interrupt signal sources, including 6 sets of interrupts compatible with the standard MCS51 (INT0, T0, INT1, T1, UART0, T2), and 8 sets of extended interrupts (SPI0, TKEY, USB, ADC, UART1, PWMX, GPIO, WDOG). And GPIO interrupt can be selected from 7 pins.
- Watch-Dog: 8-bit presettable watchdog timer WDOG, support timing interrupt.
- Reset: 4 kinds of reset signal sources. Built-in power on reset, software reset, watchdog overflow reset and optional pin external input reset.
- Clock: Built-in 24MHz clock source, which can support external crystals by multiplexing GPIO pins.
- Power: Built-in 5V to 3.3V low dropout voltage regulator. It supports 5V or 3.3V or even 2.8V supply voltage. Support low-power sleep mode and external wake-up of USB, UART0, UART1, SPI0 and part of GPIOs.
- Built-in unique ID.

## 3. Package

Package	Body size		Lead pitch		Description	Part No.
TSSOP-20	4.40mm	173mil	0.65mm	25mil	Thin Shrink Small Outline Package	СН552Т
SOP-16	3.9mm	150mil	1.27mm	50mil	Small Outline Package	CH552G
QFN-16	3*3mm		0.50mm	19.7mil	Quad Flat No-leads Package	CH552P
MSOP-10	3.0mm	118mil	0.50mm	19.7mil	Miniature Small Outline Package	CH552E
SOP-16	3.9mm	150mil	1.27mm	50mil	Small Outline Package	CH551G

Note: CH541 and CH547 chips are recommended for new designs; CH552E is not recommended for new designs.



# 4. Pin Definitions

Р	Pin No.		Pin	Other function name	
TSSOP20	SOP16	QFN16	Name	(Left function priority)	Other function description
19	15	16	VCC	VDD	Power input, requires an external 0.1uF power decoupling capacitor.
20	16	1	V33		Internal USB power regulator output and internal USB power input, When supply voltage is less than 3.6V, connect with VCC to input external power supply. When supply voltage is greater than 3.6V, connect with an external 0.1uF power decoupling capacitor.
18	14	0 EPAD	GND	VSS	Ground.
6	6	7	RST	RST/T2EX_/CAP2_	The pin with underscore suffix is a mapping of the
7	-	8	P1.0	T2/CAP1/TIN0	homonymous pin with no underscore.
8	9	11	P1.1	T2EX/CAP2/TIN1 /VBUS2/AIN0	RST pin built-in pull-down resistor. Other GPIO have pull-up resistor in default.
17	-	-	P1.2	XI/RXD_	RST: External reset input.
16	-	-	P1.3	XO/TXD_	T2: External count input/clock output of
2	2	3	P1.4	T2_/CAP1_/SCS /TIN2/UCC1/AIN1	Timer/Counter 2. T2EX: Reload/capture input of Timer/Counter 2. CAP1, CAP2: Capture input 1, 2 of Timer/Counter 2.
3	3	2	P1.5	MOSI/PWM1/TIN3 /UCC2/AIN2	TIN0 ~ TIN5: Touch key capacitance detection input of channel $0\# \sim 5\#$ .
4	4	5	P1.6	MISO/RXD1/TIN4	AIN0 ~ AIN3: ADC analog signal input of channel
5	5	6	P1.7	SCK/TXD1/TIN5	$0 \# \sim 3 \#$ .
10	8	10	P3.0	PWM1_/RXD	UCC1, UCC2: USB type-C bidirectional
9	7	9	P3.1	PWM2_/TXD	configuration channel.
1	1	4	P3.2	TXD1_/INT0 /VBUS1/AIN3	VBUS1, VBUS2: USB type-C bus voltage detection input.
11	10	12	P3.3	INT1	XI, XO: External crystal oscillation input, inverted
12	11	13	P3.4	PWM2/RXD1_/T0	input.
13	-	-	P3.5	T1	RXD, TXD: UART0 serial data input, serial data output.
14	12	14	P3.6	UDP	SCS, MOSI, MISO, SCK: SPI0 interface, SCS is chip
15	13	15	P3.7	UDM	<ul> <li>selection input, MOSI is host output/slave input, MISO is host input/slave output, SCK is serial clock.</li> <li>PWM1, PWM2: PWM1 output, PWM2 output.</li> <li>RXD1, TXD1: UART1 serial data input, serial data output.</li> <li>INT0, INT1: External interrupt 0, external interrupt 1 input.</li> <li>T0, T1: Timer0, Timer1 external input.</li> </ul>

	UDM and UDP: D- and D+ signal terminals of USB
	device.
	Note: P3.6 and P3.7 internally use V33 as I/O power,
	so the high level of the input and output can only
	reach the voltage V33, and 5V is not supported

Note: The USB transceiver is designed built-in based on USB2.0. The P3.6 pin and the P3.7 pin cannot be connected to resistors in series when they are used for USB.

5

**WCH**<sup>®</sup>

## 5. Special Function Register (SFR)

ĺ	Abbreviation	Description
	RO	Software can only read these bits.
	WO	Software can only write to this bit. The read value is invalid.
Ī	RW	Software can read and write to these bits.
	Н	End with it to indicate a hexadecimal number
	В	End with it to indicate a binary number

The following abbreviations may be used in this datasheet to describe the registers:

#### 5.1 SFR Introduction and Address Distribution

CH552 controls, manages the device, and sets the working mode with a special function register (SFR).

SFR occupies 80H-FFH address range of the internal data storage space and can only be accessed by direct address commands. Registers with the address x0h and x8h can be accessed by bits to avoid modifying the values of other bits when accessing a specific bit. Other registers with the addresses that are not the multiple of 8 can only be accessed by bytes.

Some SFRs can be written only in safe mode, while they can be read only in unsafe mode, such as: GLOBAL CFG, CLOCK CFG, WAKE CTRL.

Some SFRs have one or more aliases, for example: SPI0\_CK\_SE/SPI0\_S\_PRE.

Some addresses correspond to several independent SFRs, for example: SAFE\_MOD/CHIP\_ID, ROM\_CTRL/ROM\_STATUS.

CH552 contains the 8051 standard SFR register, and other device control registers are added. See the table below for SFRs.

SFR	0, 8	1, 9	2, A	3, B	4, C	5, D	6, E	7, F
0xF8	SPI0_STAT	SPI0_DATA	SPI0_CTRL	SPI0_CK_SE SPI0_S_PRE	SPI0_SETUP		RESET_KEEP	WDOG_COUNT
0xF0	В							
0xE8	IE_EX	IP_EX	UEP4_1_MOD	UEP2_3_MOD	UEP0_DMA_L	UEP0_DMA_H	UEP1_DMA_L	UEP1_DMA_H
0xE0	ACC	USB_INT_EN	USB_CTRL	USB_DEV_AD	UEP2_DMA_L	UEP2_DMA_H	UEP3_DMA_L	UEP3_DMA_H
0xD8	USB_INT_FG	USB_INT_ST	USB_MIS_ST	USB_RX_LEN	UEP0_CTRL	UEP0_T_LEN	UEP4_CTRL	UEP4_T_LEN
0xD0	PSW	UDEV_CTRL	UEP1_CTRL	UEP1_T_LEN	UEP2_CTRL	UEP2_T_LEN	UEP3_CTRL	UEP3_T_LEN
0xC8	T2CON	T2MOD	RCAP2L	RCAP2L	TL2	TH2	T2CAP1L	T2CAP1H
0xC0	SCON1	SBUF1	SBAUD1	TKEY_CTRL	TKEY_DATL	TKEY_DATH	PIN_FUNC	GPIO_IE
0xB8	IP	CLOCK_CFG						
0xB0	P3	GLOBAL_CFG						
0xA8	IE	WAKE_CTRL						
0xA0	Р2	SAFE_MOD CHIP_ID	XBUS_AUX					
0x98	SCON	SBUF	ADC_CFG	PWM_DATA2	PWM_DATA1	PWM_CTRL	PWM_CK_SE	ADC_DATA
0x90	P1	USB_C_CTRL	P1_MOD_OC	P1_DIR_PU			P3_MOD_OC	P3_DIR_PU

 Table 5.1 Special function registers

0x88	TCON	TMOD	TL0	TL1	TH0	TH1	ROM_DATA_L	ROM_DATA_H
0x80	ADC_CTRL	SP	DPL	DPH	ROM_ADDR_L	ROM_ADDR_H	ROM_CTRL ROM_STATUS	PCON

Notes : (1) Those in red text can be accessed by bits;

(2) The following table shows the corresponding description of different color boxes

Register address
SPI0 register
ADC register
Touch-Key registers
USB register
Timer/counter2 register
Port setting register
PWM1 and PWM2 registers
UART1 register
Flash-ROM register

## 5.2 SFR Classification and Reset Value

Table 5.2 SFR description and reset value
---

Function Classification	Name	Address	Description	Reset value
	В	F0h	B register	0000 0000b
	ACC	E0h	Accumulator	0000 0000b
	PSW	D0h	Program status word register	0000 0000b
			Global configuration register (CH552 Bootloader)	1010 0000b
	CLODAL CEC	DIL	Global configuration register (CH552 application)	1000 0000b
System	GLOBAL_CFG	B1h	Global configuration register (CH551 Bootloader)	1110 0000b
setting registers			Global configuration register (CH551 application)	1100 0000b
		Alh	ID code of CH552 (read only)	0101 0010b
	CHIP_ID		ID code of CH551 (read only)	0101 0001b
	SAFE_MOD	Alh	Safe mode control register (write only)	0000 0000b
	DPH	83h	Data pointer high	0000 0000b
_	DPL	82h	Data pointer low	0000 0000b
	DPTR	82h	DPL and DPH constitute a 16-bit SFR	0000h
	SP	81h	Stack pointer	0000 0111b
Clock, sleep	WDOG_COUNT	FFh	Watchdog count register	0000 0000b
and power	RESET_KEEP	FEh	Reset keep register (in power on reset state)	0000 0000b
supply	CLOCK_CFG	B9h	System clock configuration register	1000 0011b

control	WAKE CTRL	A9h	Sleep wakeup control register	0000 0000b
registers	PCON	87h	Power control register (in power on reset state)	0001 0000b
	IP EX	E9h	Extend interrupt priority control register	0000 0000b
Interrupt	IE EX	E8h	Extend interrupt enable register	0000 0000b
control	GPIO IE	C7h	GPIO interrupt enable register	0000 0000b
registers	IP	B8h	Interrupt priority control register	0000 0000b
•	IE	A8h	Interrupt enable register	0000 0000b
	ROM DATA H	8Fh	Flash-ROM data register high byte	xxxx xxxxb
	ROM DATA L	8Eh	Flash-ROM data register low byte	xxxx xxxxb
	ROM_DATA	8Eh	ROM_DATA_L and ROM_DATA_H constitute a 16-bit SFR	xxxxh
Flash-ROM	ROM STATUS	86h	flash-ROM status register (read only)	0000 0000Ь
registers	ROM CTRL	86h	flash-ROM control register (write only)	0000 0000b
8	ROM ADDR H	85h	flash-ROM address register high byte	xxxx xxxxb
	ROM ADDR L	84h	flash-ROM address register low byte	xxxx xxxxb
	ROM_ADDR	84h	ROM_ADDR_L and ROM_ADDR_H constitute a 16-bit SFR	xxxxh
	PIN FUNC	C6h	Pin function selection register	1000 0000b
	XBUS AUX	A2h	External bus auxiliary setting register	0000 0000b
	P3_DIR_PU	97h	P3 port direction control and pull-up enable register	1111 1111b
	P3_MOD_OC	96h	P3 port output mode register	1111 1111b
Port setting registers	P1_DIR_PU	93h	P1 port direction control and pull-up enable register	1111 1111b
	P1_MOD_OC	92h	P1 port output mode register	1111 1111b
	P3	B0h	P3 port input and output register	1111 1111b
	P2	A0h	P2 port output register	1111 1111b
	P1	90h	P1 port input and output register	1111 1111b
	TH1	8Dh	Timer1 count high byte	xxxx xxxxb
	TH0	8Ch	Timer0 count high byte	xxxx xxxxb
Timer/counter	TL1	8Bh	Timer1 count low byte	xxxx xxxxb
0 and 1 registers	TL0	8Ah	Timer0 count low byte	xxxx xxxxb
registers	TMOD	89h	Timer0/1 mode register	0000 0000b
	TCON	88h	Timer0/1 control register	0000 0000Ь
UART0	SBUF	99h	UART0 data register	xxxx xxxxb
registers	SCON	98h	UART0 control register	0000 0000Ь
	Т2САР1Н	CFh	Timer2 capture 1 data high byte (read only)	xxxx xxxxb
Timor/ 4 0	T2CAP1L	CEh	Timer2 capture 1 data low byte (read only)	xxxx xxxxb
Timer/counter 2 registers	T2CAP1	CEh	T2CAP1L and T2CAP1H constitute a 16-bit SFR	xxxxh
	TH2	CDh	Timer 2 counter high byte	0000 0000Ь

	TL2	CCh	Timer 2 counter low byte	0000 0000Ь
	T2COUNT	CCh	TL2 and TH2 constitute a 16-bit SFR	0000h
	RCAP2H	CBh	Count reload/capature 2 data register high byte	0000 0000b
	RCAP2L	CAh	Count reload/capature 2 data register low byte	0000 0000b
	RCAP2	CAh	RCAP2L and RCAP2H constitute a 16-bit SFR	0000h
	T2MOD	C9h	Timer2 mode register	0000 0000b
	T2CON	C8h	Timer2 control register	0000 0000b
	PWM_CK_SE	9Eh	PWM clock setting register	0000 0000Ь
PWM1 and	PWM_CTRL	9Dh	PWM control register	0000 0010b
PWM2 registers	PWM_DATA1	9Ch	PWM1 data register	xxxx xxxxb
registers	PWM_DATA2	9Bh	PWM2 data register	xxxx xxxxb
	SPI0_SETUP	FCh	SPI0 setup register	0000 0000Ь
	SPI0_S_PRE	FBh	SPI0 slave mode preset data register	0010 0000b
SPI0	SPI0_CK_SE	FBh	SPI0 clock setting register	0010 0000b
registers	SPI0_CTRL	FAh	SPI0 control register	0000 0010b
	SPI0_DATA	F9h	SPI0 data transmit/receive register	xxxx xxxxb
	SPI0 STAT	F8h	SPI0 status register	0000 1000b
	SBAUD1	C2h	UART1 baud rate setting register	xxxx xxxxb
UART1	SBUF1	C1h	UART1 data register	xxxx xxxxb
registers	SCON1	C0h	UART1 control register	0100 0000b
	ADC_DATA	9Fh	ADC data register	xxxx xxxxb
ADC	ADC_CFG	9Ah	ADC configuration register	0000 0000b
registers	ADC_CTRL	80h	ADC control register	x000 0000b
	TKEY_DATH	C5h	Touch-Key data high byte (read only)	0000 0000b
TT 1 17	TKEY_DATL	C4h	Touch-Key data low byte (read only)	xxxx xxxxb
Touch-Key registers	TKEY_DAT	C4h	TKEY_DATL and KEY_DATH constitute a 16-bit SFR	00xxh
	TKEY_CTRL	C3h	Touch-Key control register	x000 0000b
	UEP1_DMA_H	EFh	Endpoint 1 buffer start address high byte	0000 00xxb
	UEP1_DMA_L	EEh	Endpoint 1 buffer start address low byte	xxxx xxxxb
	UEP1_DMA	EEh	UEP1_DMA_L and UEP1_DMA_H constitute a 16-bit SFR	0xxxh
USB	UEP0_DMA_H	EDh	Endpoint0 and endpoint4 buffer start address high byte	0000 00xxb
registers	UEP0_DMA_L	ECh	Endpoint0 and endpoint4 buffer start address low byte	xxxx xxxxb
	UEP0_DMA	ECh	UEP0_DMA_L and UEP0_DMA_H constitute a 16-bit SFR	0xxxh
	UEP2_3_MOD	EBh	Endpoint2, endpoint3 mode control register	0000 0000b
	UEP4 1 MOD	EAh	Endpoint1, endpoint4 mode control register	0000 0000Ь

UEP3_DMA_H	E7h	Endpoint3 buffer start address high byte	0000 00xxb
UEP3_DMA_L	E6h	Endpoint3 buffer start address low byte	xxxx xxxxb
UEP3_DMA	E6h	UEP3_DMA_L and UEP3_DMA_H constitute a 16-bit SFR	0xxxh
UEP2_DMA_H	E5h	Endpoint2 buffer start address high byte	0000 00xxb
UEP2_DMA_L	E4h	Endpoint2 buffer start address low byte	xxxx xxxxb
UEP2_DMA	E4h	UEP2_DMA_L and UEP2_DMA_H constitute a 16-bit SFR	0xxxh
USB_DEV_AD	E3h	USB device address register	0000 0000b
USB_CTRL	E2h	USB control register	0000 0110b
USB_INT_EN	E1h	USB interrupt enable register	0000 0000b
UEP4_T_LEN	DFh	Endpoint4 transmission length register	0xxx xxxxb
UEP4_CTRL	DEh	Endpoint4 control register	0000 0000b
UEP0_T_LEN	DDh	Endpoint0 transmission length register	0xxx xxxxb
UEP0_CTRL	DCh	Endpoint0 control register	0000 0000b
USB_RX_LEN	DBh	USB reception length register (read only)	0xxx xxxxb
USB_MIS_ST	DAh	USB miscellaneous status register (read only)	xx10 1000b
USB_INT_ST	D9h	USB interrupt status register (read only)	00xx xxxxb
USB_INT_FG	D8h	USB interrupt flag register	0010 0000b
UEP3_T_LEN	D7h	Endpoint3 transmission length register	0xxx xxxxb
UEP3_CTRL	D6h	Endpoint3 control register	0000 0000b
UEP2_T_LEN	D5h	Endpoint2 transmission length register	0000 0000b
UEP2_CTRL	D4h	Endpoint2 control register	0000 0000b
UEP1_T_LEN	D3h	Endpoint1 transmission length register	0xxx xxxxb
UEP1_CTRL	D2h	Endpoint1 control register	0000 0000b
UDEV_CTRL	D1h	USB device port control register	10xx 0000b
USB_C_CTRL	91h	USB type-C configuration channel control register	0000 0000Ь

## 5.3 General-purpose 8051 Register

Table 5.3.1 General-purpose 8051 registers	Table 5.3.1	General-purpose	8051	registers
--	-------------	-----------------	------	-----------

Name Address		Description	Reset
			value
В	F0h	B register	00h
A, ACC	E0h	Accumulator	00h
PSW	D0h	Program status word register	00h
GLOBAL_CFG		Global configuration register (CH552 Bootloader)	A0h
	D11	Global configuration register (CH552 application)	80h
	B1h	Global configuration register (CH551 Bootloader)	E0h
		Global configuration register (CH551 application)	C0h



	A 11-	ID code of CH552 (read only)	52h
CHIP_ID A1h		ID code of CH551 (read only)	51h
SAFE_MOD	Alh	Safe mode control register (write only)	00h
PCON	87h	Power supply control register (in power on reset state)	10h
DPH	83h	Data address pointer high 8 bits	00h
DPL	82h	Data address pointer low 8 bits	00h
DPTR	82h	DPL and DPH constitute a 16-bit SFR	0000h
SP	81h	Stack pointer	07h

B register (B):

Bit	Name	Access	Description	Reset value
[7:0]	В	RW	Arithmetic operation register, mainly used for multiplication and division operations, accessed by bits.	00h

A accumulator (A, ACC):

Bit	Name	Access	Description	Reset value
[7:0]	A/ACC	RW	Arithmetic operation accumulator, accessed by bits.	00h

## Program status word register (PSW):

Bit	Name	Access	Description	Reset value
7	СҮ	RW	Carry flag bit: used to record the carry or borrow of the highest bit when performing arithmetic operations and logical operations. In 8-bit addition operation, this bit is set if the highest bit is carried, otherwise it is cleared. In 8-bit subtraction operation, this bit is set if the highest bit is borrowed, otherwise it is cleared. Logical command can set and reset this bit.	0
6	AC	RW	Auxiliary carry flag bit. In addition and subtraction operations, if there is a carry or borrow from the higher 4 bits to the lower 4 bits, then AC is set, otherwise it is reset.	0
5	F0	RW	General flag bit 0, accessed by bits. User-defined. Set and reset by software.	0
4	RS1	RW	Register bank selection high bit	0
3	RS0	RW	Register bank selection low bit	0
2	OV	RW	Overflow flag bit. In addition and subtraction operations, if the operation result exceeds 8-bit binary number, OV is set to 1 and the flag overflows, otherwise it is reset.	0
1	F1	RW	General flag bit 1, accessed by bits. User-defined. Set and reset by software.	0
0	Р	RO	Parity flag bit. This bit records the parity of '1' in	0

	accumulator A after the command is executed. If the number	
	of '1' is an odd number, P is set. If the number of '1' is an	
	even number, P is reset.	

The state of processor is stored in the program status word register (PSW), and PSW can be accessed by bits. The status word includes the carry flag bit, auxiliary carry flag bit for BCD code processing, parity flag bit, overflow flag bit, as well as RS0 and RS1 for working register bank selection. The area where the working register bank is located can be accessed directly or indirectly.

RS1	RS0	Working register bank
0	0	Bank 0 (00h-07h)
0	1	Bank 1 (08h-0Fh)
1	0	Bank 2 (10h-17h)
1	1	Bank 3 (18h-1Fh)

Table 5.3.2 RS1 and RS0 working register bank selection

Operation	CY	OV	AC	Operation	CY	OV	AC
ADD	Х	Х	Х	SETB C	1		
ADDC	Х	Х	Х	CLR C	0		
SUBB	Х	Х	Х	CPL C	Х		
MUL	0	Х		MOV C, bit	Х		
DIV	0	Х		ANL C, bit	Х		
DAA	Х			ANL C,/bit	Х		
RRC A	Х			ORL C, bit	Х		
RLC A	Х			ORL C,/bit	Х		
CJNE	Х						

Data address pointer (DPTR):

Bit	Name	Access	Description	Reset value
[7:0]	DPL	RW	Data pointer low byte	00h
[7:0]	DPH	RW	Data pointer high byte	00h

DPL and DPH constitute a 16-bit data pointer (DPTR), which is used to access xRAM data memory and program memory. The actual DPTR corresponds to 2 sets of physical 16-bit data pointers, DPTR0 and DPTR1, which are dynamically selected by DPS in XBUS\_AUX.

Stack pointer (SP):

Bit	Name	Access	Description	Reset value
[7:0]	SP	RW	Stack pointer, mainly used program and interrupt call, also for data push and pull.	07h

Specific function of stack: protect breakpoint and protect site, and carry out management on the first-in last-out principle. During instack, SP pointer automatically adds 1, saving the data and breakpoint

information. During outstack, SP pointer points to the data unit and automatically substracts 1. The initial value of SP is 07h after reset, and the corresponding default stack storage starts from 08h.

### 5.4 Unique Register

Global configuration register (GLOBAL\_CFG), only can be written in safe mode:

Bit	Name	Access	Description	Reset
			-	value
[7:6]	Reserved	RO	For CH552, it is always 10	10b
[7:6]	Reserved	RO	For CH551, it is always 11	11b
			Bootloader state bit, used to distinguish ISP boot loader state	
			or application state: set 1 during power on, and cleared to 0	
			during software reset.	
5	bBOOT_LOAD	RO	For the chip with ISP boot loader:	1
			1: it has never been reset by software, usually in ISP boot	
			loader state.	
			0: it has been reset by software, usually in application state.	
4	LOW DECET	RW	Software reset control bit. If it is set to 1, software reset	0
4	bSW_RESET	KW	occurs. Automatically reset by hardware.	0
			Flash-ROM and DataFlash write enable bit:	
3	bCODE_WE	RW	0: Write protection.	0
			1: Flash-ROM and Data can be rewritten.	
			DataFlash area of Flash-ROM write enable bit:	
2	bDATA_WE	RW	0: Write protection.	0
			1: DataFlash area can be rewritten.	
			USB power regulator LDO OFF control bit:	
			0: LDO is allowed, 3.3V voltage can be generated from 5V	
1	bLDO3V3_OFF	RW	power for USB and internal clock oscillator.	0
			1: LDO is disabled, and V33 pin must be supplied with	
			external 3.3V power	
			Watchdog reset enable bit:	
0	bWDOG_EN	RW	0: Watchdog is only used as a timer.	0
			1: Watchdog reset enabled when timing overflows.	

#### ID code of chip (CHIP\_ID):

Bit	Name	Access	Description	Reset value
[7:0]	CHIP_ID	RO	For CH552, always 52h, used to identify the chip	52h
[7:0]	CHIP_ID	RO	For CH551, always 51h, used to identify the chip	51h

#### Safe mode control register (SAFE\_MOD):

Bit	Name	Access	Description	Reset value
[7:0]	SAFE_MOD	WO	Used to enter or terminate safe mode	00h

Some SFRs can only be written in safe mode, while they are always read-only in non-safe mode. Steps for

entering safe mode:

- (1). Write 55h into this register.
- (2). And then write AAh into this register.
- (3). After that, they are in safe mode for about 13 to 23 system clock cycles, and one or more safe class SFR or ordinary SFR can be rewritten in such validity period.
- (4). Automatically terminate the safe mode after the expiration of the above validity period.
- (5). Alternatively, write any value to the register to prematurely terminate safe mode.

## 6. Memory Structure

### 6.1 Memory Space

CH552 addressing space is divided into Program Address Space, Internal Data Address Space and External Data Address Space.

Inter	nal Data Address Space		
FFH 80H	Upper 128 bytes internal RAM (indirect addressing by @RO/R1)	SFR (Direct addressing)	
7FH 00H	Lower 128 bytes internal RAM (direct or indirect addressing)	Program Address Space	
		Reserved area	FFFFH C100H
		DATA_FLASH_ADDR	COFFH COOOH
		Reserved area	BFFFH 4000H
Exter	nal Data Address Space	-	3FFFH 3FF8H
FFFFH	Reserved area @xdata	Boot Loader Code Flash BOOT_LOAD_ADDR	3FF7H 3800H
0400H 03FFH			37FFH
	1KB on-chip expanded xRAM @xdata (indirect addressing by MOVX)	Application Code Flash	
0000H			0000H

Figure 6.1 Memory structure disgram

### 6.2 Program Address Space

The program address space is 64KB in total, as shown in Fugure 6.1, in which 16KB is used for ROM, including the Code Flash area to save the command code and the Configuration Information area.

Code Flash includes the application code for the low address area and the boot loader code for the high address area, or these two areas may be combined to save a single application code.

For CH551, the application code area of Code Flash is only 10KB.

ROM is an iFlash<sup>™</sup> process, which can be programmed about 200 times under 5V power supply for the finished products after the formal packaging of blank ROM.

Data Flash address ranges from C000h to C0FFH (only the even address is valid, actually there is a memory cell every other byte), only supports single byte (8-bit) read and write operations, the data remains

unchanged when the chip is powered off. Data Flash supports about 10,000 erase/program operations, and balanced use is recommended. It is prohibited to erase/program more than 10K to the same memory cell. For more erase/program operations, it is recommended to use CH558 or CH546/7.

Configuration Information includes 4 sets of 16-bit data located at the addresses from 3FF8H to 3FFFH, and the last three sets are read-only units that provide chip ID. The configuration data located at 3FF8H address is set by the programmer as required, refer to Table 6.2.

Bit address	Bit name	Description	Recommanded value
15	Code_Protect	<ul><li>Code and data protection mode in flash-ROM:</li><li>0: Disable the programmer to read, and keep the program secret.</li><li>1: Read enabled.</li></ul>	0/1
14	No_Boot_Load	Enable BootLoader start mode: 0: Start from the application from 0000h address; 1: Start from the boot loader from 3800h address	1
13	En_Long_Reset	<ul><li>Extra delay reset during enable power on reset:</li><li>0: Standard short reset;</li><li>1: Wide reset, extra 44mS reset time is added</li></ul>	0
12	En_RST_RESET	Enable RST pin as manual reset input pin: 0: Disabled; 1: RST enabled.	0
[11:10]	Reserved	(Automatically set to 00 by the programmer as required)	00
9	Must_1	(Automatically set to 1 by the programmer as required)	1
8	Must_0	(Automatically set to 0 by the programmer as required)	0
[7:0]	All_1	(Automatically set to FFh by the programmer as required)	FFh

#### Table 6.2 flash-ROM configuration information description

#### 6.3 Data Address Space

The internal data address space, with 256 bytes in total, as shown in Fugure 6.1, has been all used for SFR and iRAM, in which iRAM is used for stack and fast temporary data storage, and can be subdivided into the working registers R0-R7, bit variable bdata, byte variable data and idata, etc.

External data storage space is 64KB in total, as shown in Figure 6.1. Part of it is used for 1 KB on-chip expanded xRAM, and the remaining is reserved.

For CH551, the on-chip xRAM expansion is only 512 bytes.

Table 0.1 Hash Row operation registers			
Name	Add:	Description	Reset value
ROM_DATA_H	8Fh	Flash-ROM data register high byte	xxh
ROM_DATA_L	8Eh	Flash-ROM data register low byte	xxh
ROM_DATA	8Eh	ROM_DATA_L and ROM_DATA_H constitute a	xxxxh

### 6.4 flash-ROM Register

		16-bit SFR	
ROM_STATUS	86h	flash-ROM status register (read only)	00h
ROM_CTRL	86h	flash-ROM control register (write only)	00h
ROM_ADDR_H	85h	flash-ROM address register high byte	xxh
ROM_ADDR_L	84h	flash-ROM address register low byte	xxh
ROM ADDR	84h	ROM_ADDR_L and ROM_ADDR_H constitute a	xxxxh
		16-bit SFR	

### flash-ROM address register (ROM\_ADDR):

Bit	Name	Access	Description	Reset value
[7:0]	ROM_ADDR_H	RW	Flash-ROM address high byte	xxh
[7:0]	ROM_ADDR_L	RW	Flash -ROM address low byte, only supports even addresses, For Data Flash, the actual offset adress of 00H-7fH must be shifted 1 bit left to become an even address of 00H/02H/04H~ FEH and then re-insert.	xxh

#### flash-ROM data register (ROM\_DATA):

Bit	Name	Access	Description	Reset value
[7:0]	ROM_DATA_H	RW	flash-ROM high bytes of data to be written	xxh
[7:0] ROM_DATA_	DOM DATA I	RW	flash-ROM low bytes of data to be written	<b>h</b>
	KOM_DAIA_L	ĸw	For DataFlash, they are data bytes to be written or read	xxh

### flash-ROM control register (ROM\_CTRL):

Bit	Name	Access	Description	Reset value
[7:0]	ROM_CTRL	WO	flash-ROM control register	00h

## flash-ROM status register (ROM\_STATUS):

Bit	Name	Access	Description	Reset value
7	Reserved	RO	Reserved	0
6	bROM_ADDR_OK	RO	<ul><li>flash-ROM write operation address valid status bit:</li><li>0: Parameter is invalid.</li><li>1: Address is valid</li></ul>	0
[5:2]	Reserved	RO	Reserved	0000b
1	bROM_CMD_ERR	RO	<ul><li>flash-ROM operation command error status bit:</li><li>0: Command is valid.</li><li>1: Unknown command</li></ul>	0
0	Reserved	RO	Reserved	0

## 6.5 flash-ROM Operation Steps

- 1. Write the flash-ROM code area to write the double bytes data to the target address:
  - (1). If the flash-ROM code is required to be written, 5V supply voltage must be selected.
  - (2). Enable safe mode: SAFE\_MOD = 55h; SAFE\_MOD = 0AAh.
  - (3). Set the global configuration register (GLOBAL\_CFG) to start write enable (bCODE\_WE or bDATA\_WE corresponds to code or data).
  - (4). Set the address register (ROM\_ADDR), to write a 16-bit target address (the lowest bit is always 0).
  - (5). Set the data register (ROM\_DATA), to write the 16-bit data to be written, the sequence of step (4) and (5) can be alternative.
  - (6). Set the operation control register (ROM\_CTRL) to 09Ah, to execute write operation, and the program is automatically suspended during operation.
  - (7). After the operation is completed, the program resumes running. In this case, you can inquire the status register (ROM\_STATUS) to check the status of the operation. If more than one data needs to be written, repeat the steps of (4), (5), (6) and (7).
  - (8). Re-enter the safe mode:  $SAFE_MOD = 55h$ ;  $SAFE_MOD = 0AAh$ .
  - (9). Set the global configuration register (GLOBAL\_CFG) to start write protection (bCODE\_WE=0, bDATA\_WE=0).
- 2. Write the Data Flash data area to write the single byte data to the target address:
  - (1). Enable safe mode: SAFE\_MOD = 55h; SAFE\_MOD = 0AAh.
  - (2). Set the global configuration register (GLOBAL\_CFG) to start write enable (bDATA\_WE corresponds data).
  - (3). Set the address register (ROM\_ADDR), to write a 16-bit target address, and the actual offset adress of 00H-7FH must be shifted 1 bit left to become an even address of 00H/02H/04H...~FEH and then re-insert, and the final address is C000H/C002H/C004... in sequence.
  - (4). Set the data register (ROM\_DATA\_L), to write an 8-bit data to be written, the sequence of step (3) and (4) can be alternative.
  - (5). Set the operation control register (ROM\_CTRL) to 09Ah, to execute the write operation, and the program is automatically suspended during operation.
  - (6). After the operation is completed, the program resumes running. In this case, you can inquire the status register (ROM\_STATUS) to check the status of the operation. If more than one data needs to be written, repeat the steps of (3), (4), (5) and (6).
  - (7). Re-enter the safe mode:  $SAFE_MOD = 55h$ ;  $SAFE_MOD = 0AAh$ .
  - (8). Set the global configuration register (GLOBAL\_CFG) to start write protection (bCODE\_WE=0, bDATA\_WE=0).
- 3. Read the Data Flash data area to read the single byte data from the target address:
  - (1). Set the address register (ROM\_ADDR), to write a 16-bit target address, and the actual offset adress of 00H-7FH must be shifted 1 bit left to become an even address, and the final address is C000H/C002H/C004... in sequence.
  - (2). Set the operation control register ROM\_CTRL to 08Eh, to execute read operation, and the program is automatically suspended during operation.
  - (3). After the operation is completed, the program resumes running. In this case, you can inquire bROM\_CMD\_ERR in the status register (ROM\_STATUS) to check the status of the operation. If the command is valid, the read 8-bit data will be saved in the data register (ROM\_DATA\_L).
  - (4). If more than one data needs to be read, repeat the steps of (1), (2) and (3).

#### 4. Read flash-ROM:

Directly use MOVC command, or read the code or data of the target address through the pointer to the program address space.

#### 6.6 On-board Program and ISP Download

When Code\_Protect=1, the codes in CH552 flash-ROM and the data in Data Flash can be read and written by an external programmer through the synchronous serial interface. When Code\_Protect=0, the codes in the flash-ROM and the data in Data Flash are protected and cannot be read out, but can be erased, and the code protection will be removed when the code is erased and powered on again.

When the CH552 is preset with BootLoader program, it supports various ISP downloading types such as USB or UART to load the applications. But in the absence of a boot loader program, the boot loader program or application can only be written to CH552 by an external dedicated programmer. To support on-board programming, 5V supply voltage must be used temporarily, and 4 connection pins between the CH552 and the programmer should be reserved in the circuit. The necessary connecting pins are P1.4, P1.6 and P1.7.

Pin	GPIO	Pin description
RST	RST	Reset control pin in programming state, it is allowed to enter the programming state at high level
SCS	P1.4	Chip Select input pin in programming state (necessary), high level by default, active at low level
SCK	P1.7	Clock input pin in programming state (necessary)
MISO	P1.6	Data input pin in programming state (necessary)

Notes: Whether programming on board or downloading programs via UART or USB, 5V supply voltage must be used temporarily. To support programming or downloading at 3.3V supply voltage, the CH547, CH546 or CH541 chips are recommended.

### 6.7 Unique ID

Each MCU has a unique ID when it is delivered from the factory, namely the chip identification number. The ID data is 5 bytes in total and stored in the addresses from 3FFAH to 3FFFH of Configuration Information area. The address 3FFBH is reserved. The address 3FFCH and address 3FFEH each occupies 16 bits and the address 3FFAH occupies 8 bits, and they are combined into 40-bit chip ID..

	Table 0.7.1 Chip ID address table
Program space address ID data description	
3FFAh, 3FFBh	ID last word data, correspond to the highest byte of the 40-bit ID number and
	the reserved byte
3FFCh, 3FFDh	ID first word data, correspond to the lowest byte of the ID number and the
	second lowest byte
3FFEh, 3FFFh	ID secondary word data, correspond to the secondary high byte of the ID
	number and the high byte

Table 6.7.1 Chip ID address table

This ID can be obtained by reading the Code Flash. The ID number can be used with the downloading tools to encrypt the target program. For the general application, only the first 32 bits of the ID number are used, i.e. the 8-bit data of the 3FFAH address can be ignored.

## 7. Power Control, Sleep and Reset

## 7.1 External Power Input

The CH552 has a built-in low dropout voltage regulator from 5V to 3.3V, it supports external 5V or 3.3V or even 2.8V supply voltage input. Refer to the following table for the two supply voltage input modes.

External supply	VCC pin voltage: 3V to 5V external	V33 pin voltage: 3.3V internal voltage	
voltage	voltage	v 55 pm voltage. 5.5 v memai voltage	
3.3V or 3V	Input external 3.3V voltage to voltage	Input external 3.3V as internal working	
	regulator,	power supply,	
including less than 3.6V	Must be connected with a decoupling	Must be connected with a decoupling	
	capacitor (not less than 0.1uF) to ground.	capacitor (not less than 0.1uF) to ground.	
5V including more than 3.6V	Instant automal 5V valtage to valtage	Internal voltage regulator 3.3V output	
	Input external 5V voltage to voltage	And 3.3V internal working power supply	
	regulator,	input,	
	Must be connected with a decoupling	Must be connected with a decoupling	
	capacitor (not less than 0.1uF) to ground.	capacitor (not less than 0.1uF) to ground.	

After power on or system reset, CH552 is in running state by default. On the premise that the performance meets the requirements, the power consumption can be reduced during operation by appropriately reducing the system clock frequency. When CH552 does not need to run at all, PD in PCON can be set to enter the sleep state. In the sleep state, wakeup can be implemented via USB, UART0, UART1, SPI0 and part of GPIOs.

## 7.2 Power Supply and Sleep Control Register

Name	Address	Description	Reset value
WDOG_COUNT	FFh	Watchdog count register	00h
RESET_KEEP	FEh	Reset keep register	00h
WAKE_CTRL	A9h	Wakeup control register	00h
PCON	87h	Power control register	10h

#### Watchdog Count Register (WDOG\_COUNT):

Bit	Name	Access	Description	Reset value
[7:0]	WDOG_COUNT	RW	Current count of watchdog. It overflows when the count is full from 0FFh to 00h, and the bWDOG_IF_TO interrupt flag is automatically set to 1 during overflow.	00h

#### Reset Keep Register (RESET\_KEEP):

Bit	Name	Access	Description	Reset value
[7:0]	RESET_KEEP	RW	Reset keep register. The value can be modified manually and will not be affected by any other reset except for power on reset	00h

Bit	Name	Access	Description	Reset value
7	bWAK_BY_USB	RW	USB event wake-up enable Wakeup is disabled if the bit is 0	0
6	bWAK_RXD1_LO	RW	UART1 receive input low level waking enable Wakeup is disabled if the bit is 0. Select either RXD1 or RXD1_ based on bUART1_PIN_X=0/1	0
5	bWAK_P1_5_LO	RW	P1.5 low level wake-up enable Wakeup is disabled if the bit is 0	0
4	bWAK_P1_4_LO	RW	P1.4 low level wake-up enable Wakeup is disabled if the bit is 0	0
3	bWAK_P1_3_LO	RW	P1.3 low level wake-up enable Wakeup is disabled if the bit is 0	0
2	bWAK_RST_HI	RW	RST high level wake-up enable Wakeup is disabled if the bit is 0	0
1	bWAK_P3_2E_3L	RW	P3.2 edge change and P3.3 low level wake-up enable Wakeup is disabled if the bit is 0	0
0	bWAK_RXD0_LO	RW	UART0 receive input low level wake-up enable Wakeup is disabled if the bit is 0. Select either RXD0 or RXD0_ pin based on bUART0_PIN_X=0/1	0

Wakeup Control Register (WAKE\_CTRL), only can be written in safe mode:

## Power Control Register (PCON):

Bit	Name	Access	Description	Reset value
			When the UART0 baud rate is generated by timer 1, select	
7	SMOD	RW	the communication baud rate of UART0 mode 1, 2 and 3:	0
			0: Slow mode. 1: Fast mode.	
6	Reserved	RO	Reserved	0
5	bRST_FLAG1	RO	Last reset flag high bit	0
4	bRST_FLAG0	RO	Last reset flag low bit	1
2	GF1	RW	General flag bit 1	0
3			User-defined. Reset and set by software	
2 GF0	CEO	RW	General flag bit 0	0
	Γ.VV	User-defined. Reset and set by software	U	
			Sleep mode enable.	
1	PD	RW	Sleep after set to 1. Automatically reset by hardware after	0
			wakeup	
0	Reserved	RO	Reserved	0

Table 7.2.2 Last reset flag description
---

bRST_FLAG1	bRST_FLAG0	Reset flag description
0	0	Software reset Source: bSW_RESET=1 and (bBOOT_LOAD=0 or bWDOG_EN=1).

0	1	Power on reset		
	I	Source: voltage on VCC pin is lower than detection level. Watchdog reset		
1	0 1	Watchdog reset		
	0	Source: bWDOG_EN=1 and watchdog timeout overflows.		
1	1	External pin manual reset		
		Source: En_RST_RESET=1 and RST input high level.		

### 7.3 Reset Control

CH552 has 4 reset sources: power on reset, external reset, software reset, and watchdog reset. The last three are thermal resets.

#### 7.3.1 Power-on Reset

The power on reset (POR) is generated by the on-chip voltage detection circuit. The POR circuit continuously monitors the supply voltage of VCC pin. When it is lower than the detection level Vpot, the power on reset will be generated, and the hardware will automatically delay Tpor to remain the reset state. After the delay, the CH552 will run.

Only power on reset can enable CH552 to reload the configuration information and reset RESET\_KEEP, other thermal resets do not affect it.

#### 7.3.2 External Reset

The external reset is generated by the high level applied to the RST pin. The reset process is triggered when En\_RST\_RESET is 1, and the high level duration on the RST pin is greater than Trst. When the external high level signal is canceled, the hardware will automatically delay Trdl to remain the reset state. After the delay, CH552 will be executed from address 0.

#### 7.3.3 Software Reset

CH552 supports internal software reset, so that the CPU can be actively reset and re-run without external intervention. Set bSW\_RESET in global configuration register GLOBAL\_CFG to 1 to reset the software, and automatically delay Trdl to remain the reset state. After the delay, CH552 executes from address 0, and the bSW\_RESET bit can be reset automatically by hardware.

When bSW\_RESET is set to 1, if bBOOT\_LOAD=0 or bWDOG\_EN=1, then bRST\_FLAG1/0 after reset will indicate a software reset. When bSW\_RESET is set to 1, if bBOOT\_LOAD=1 and bWDOG\_EN=0, then bRST\_FLAG1/0 will remain the previous reset flag rather than generate a new one.

For a chip with ISP boot loader, after power on reset, firstly run the boot loader, and the program will reset the chip via software as needed to switch to the application state. Such software reset only cause reset of  $bBOOT\_LOAD$ , and do not affect  $bRST\_FLAG1/0$  state (due to  $bBOOT\_LOAD = 1$  before reset), so when switching to the application state,  $bRST\_FLAG1/0$  still indicates the power on reset state.

#### 7.3.4 Watchdog Reset

Watchdog reset is generated when the watchdog timer overflows. The watchdog timer is an 8-bit counter, whose clock frequency of its counts is Fsys/65536, and the overflow signal is generated when the count reaches 0FFh to 00h.

The watchdog timer overflow signal triggers the interrupt flag (bWDOG\_IF\_TO) as 1, which is automatically

reset when WDOG\_COUNT is reloaded or entering the corresponding interrupt service program.

Different timing cycles (Twdc) are achieved by writing different count initial values to WDOG\_COUNT. When the system clock frequency is 6 MHz, the watchdog timing cycle (Twdc) is about 2.8 s when 00h is written, and about 1.4 s when 80h is written. The timing cycle is halved when the system clock frequency is 12 MHz.

If bWDOG\_EN=1 when watchdog timer overflows, watchdog reset is generated and automatically delay Trdl to remain the reset state. After the delay, CH552 executes from address 0.

When bWDOG\_EN=1, to avoid watchdog reset, WDOG\_COUNT must be reset timely to avoid its overflow.

# 8. System Clock

## 8.1 Clock Block Diagram



Figure 8.1.1 Clock system and structure diagram

After the internal clock or external clock is alternatively selected as the original clock (Fosc), Fpll high frequency clock is generated after 4xPLL, and finally the system clock (Fsys) and USB module clock (Fusb4x) are respectively obtained via the 2 groups of frequency dividers. The system clock (Fsys) is directly provided for each module of CH552.

## 8.2 Register Description

Name	Address	Description	Reset value
CLOCK_CFG	B9h	System clock configuration register	83h

## System clock configuration register (CLOCK\_CFG), only can be written in safe mode:

Bit	Name	Access	Description	Reset value
7	bOSC_EN_INT	RW	<ul> <li>Internal clock oscillator enable</li> <li>1: Internal clock oscillator enabled, and select the internal clock.</li> <li>0: Internal clock oscillator disabled, and select the external crystal oscillator to provide the clock</li> </ul>	1
6	bOSC_EN_XT	RW	<ul> <li>External crystal oscillator enable</li> <li>1: P1.2/P1.3 pin used as XI/XO and the oscillator enabled. A quartz crystal or ceramic oscillator needs to be externally connected between the XI and XO.</li> <li>0: External oscillator disabled.</li> </ul>	0
5	bWDOG_IF_TO	RO	<ul> <li>Watch dog timer interrupt flag</li> <li>1: Interrupt triggered by the timer overflow signal.</li> <li>0: No interrupt.</li> <li>The bit is automatically reset when the watchdog count register (WDOG_COUNT) is reloaded or after entering the corresponding interrupt service program</li> </ul>	0
4	bROM_CLK_FAST	RW	flash-ROM reference clock frequency selection: 0: Normal (if Fosc>=16MHz); 1: Speed up (if Fosc<16MHz)	0
3	bRST	RO	RST pin state input bit	0
[2:0]	MASK_SYS_CK_SEL	RW	System clock selection. Refer to the Table 8.2.2 below.	011b

## Table 8.2.2 System clock frequency selection

MASK_SYS_CK_SEL	System clock frequency (Fsys)	Relation with crystal frequency (Fxt)	Fsys when Fosc=24MHz
000	Fpll / 512	Fxt / 128	187.5KHz
001	Fpll / 128	Fxt / 32	750KHz
010	Fpll / 32	Fxt / 8	3MHz
011	Fpll / 16	Fxt / 4	6MHz
100	Fpll / 8	Fxt / 2	12MHz
101	En11 / 6	Fxt / 1.5	16MHz
101	Fpll / 6	ΓΧι / 1.5	(VCC above 3.3V only)
110	Enll / A	Ex+ / 1	24MHz
110	Fpll / 4	Fxt / 1	(VCC above 4.4V only)

\$-			
111	Fpl1/3	Fxt / 0.75	Reserved, disabled
111	I pii/ 5	1 110 / 01 / 0	itebel vea, albaolea

### 8.3 Clock Configuration

The internal clock is used by default after the CH552 is powered on, and the internal clock frequency is 24MHz. Select either an internal clock or an external crystal oscillator clock through CLOCK\_CFG. If the external crystal oscillator is turned off, the XI and XO pins can be used as P1.2 and P1.3 general-purpose I/O ports. If an external crystal oscillator is used to provide the clock, the crystal should be cross connected between the XI and XO pins, and the oscillating capacitors should be connected to GND with the XI and XO pins respectively. If the clock signal is input directly from the outside, it should be input from the XI pin with the XO pin suspended.

Source clock frequency: Fosc = bOSC\_EN\_INT ? 24MHz: Fxt

PLL frequency: Fpll = Fosc \* 4 = 96MHz

USB clock frequency: Fusb4x = Fpll / 2 = 48MHz

The system clock frequency (Fsys) Reference Table 8.2.2 is obtained by Fpll division

In default state after reset, Fosc=24MHz, Fpll=96MHz, Fusb4x=48MHz, and Fsys=6MHz.

Steps for switching to the external crystal oscillator to provide the clock are as follows:

- (1). Enter the safe mode, step one SAFE\_MOD = 55h; step two SAFE\_MOD = AAh.
- (2). Set bOSC\_EN\_XT in CLOCK\_CFG to 1 with "OR" operation, other bits remain unchanged, to enable crystal oscillator.
- (3). Delay several milliseconds, usually  $5mS \sim 10mS$ , to wait for the crystal oscillator to work steadily.
- (4). Re-enter the safe mode: step one SAFE\_MOD = 55h; step two SAFE\_MOD = AAh.
- (5). Reset bOSC\_EN\_INT in CLOCK\_CFG to 0 with "AND" operation, other bits remain unchanged, to switch to an external clock.
- (6). Terminate safe mode: write any value into SAFE\_MOD to prematurely terminate the safe mode.

Steps for modifying the system dominant frequency are as follows:

- (1). Enter the safe mode: step one SAFE\_MOD = 55h; step two SAFE\_MOD = AAh.
- (2). Write new value to CLOCK\_CFG.
- (3). Terminate safe mode: write any value into SAFE\_MOD to prematurely terminate the safe mode.

#### Remarks:

- (1). If the USB module is used, the Fusb4x must be 48 MHz. In addition, when the full-speed USB is used, the system clock frequency (Fsys) is not less than 6 MHz. When the low-speed USB is used, the system clock frequency (Fsys) is not less than 1.5 MHz.
- (2). A lower system clock frequency (Fsys) is preferred to be used to reduce the system dynamic power consumption and widen the operating temperature range.
- (3). The internal clock oscillator is powered by a V33 power, so V33 voltage variations, especially low voltages will affect the internal clock frequency.

## 9. Interrupt

CH552 supports 14 sets of interrupt signal sources, including 6 sets of interrupts (INT0, T0, INT1, T1, UART0 and T2) compatible with the standard MCS51, and 8 sets of extended interrupts (SPI0, TKEY, USB, ADC, UART1, PWMX, GPIO and WDOG). The GPIO interrupt can be selected from 7 I/O pins.

## 9.1 Register Description

Table 9.1.1	Interrupt vector table

Interment courses	Entry	Interrupt	Description	Default priority
Interrupt source	address	No.	Description	sequence
INT_NO_INT0	0x0003	0	External interrupt 0	High priority
INT_NO_TMR0	0x000B	1	Timer 0 interrupt	
INT_NO_INT1	0x0013	2	External interrupt 1	<b>↓</b>
INT_NO_TMR1	0x001B	3	Timer 1 interrupt	↓ ↓
INT_NO_UART0	0x0023	4	UART0 interrupt	Ļ
INT_NO_TMR2	0x002B	5	Timer 2 interrupt	$\downarrow$
INT_NO_SPI0	0x0033	6	SPI0 interrupt	$\downarrow$
INT_NO_TKEY	0x003B	7	Touch key timer interrupt	$\downarrow$
INT_NO_USB	0x0043	8	USB interrupt	$\downarrow$
INT_NO_ADC	0x004B	9	ADC interrupt	$\downarrow$
INT_NO_UART1	0x0053	10	UART1 interrupt	$\downarrow$
INT_NO_PWMX	0x005B	11	PWM1/PWM2 interrupt	$\downarrow$
INT_NO_GPIO	0x0063	12	GPIO Interrupt	↓
INT_NO_WDOG	0x006B	13	Watchdog timer interrupt	Low priority

#### Table 9.1.2 Interrupt related registers

Name	Address	Description	Reset value
IP_EX	E9h	Extend interrupt priority control register	00h
IE_EX	E8h	Extend interrupt enable register	00h
GPIO_IE	C7h	GPIO interrupt enable register	00h
IP	B8h	Interrupt priority control register	00h
IE	A8h	Interrupt enable register	00h

#### Interrupt Enable Register (IE):

Bit	Name	Access	Description	Reset value
7	EA	RW	<ul><li>Global interrupt enable bit</li><li>1: Interrupt enabled when E_DIS is 0;</li><li>0: All interrupts requests are masked.</li></ul>	0
6	E_DIS	RW	<ul><li>Global interrupt disable bit</li><li>1: All interrupts requests are masked.</li><li>0: Interrupt enabled when EA is 1.</li><li>This bit is usually used to disable interrupt temporarily during flash-ROM operation</li></ul>	0

			Timer 2 interrupt enable bit	
5	ET2	RW	1: T2 interrupt enabled.	0
			0: Interrupt request is masked.	
			UART0 interrupt enable bit	
4	ES	RW	1: UART0 interrupt enabled.	0
			0: Interrupt request is masked.	
			Timer 1 interrupt enable bit	
3	ET1	RW	1: T1 interrupt enabled.	0
			0: Interrupt request is masked.	
			External interrupt 1 enable bit	
2	EX1	RW	1: INT1 interrupt enabled.	0
			0: Interrupt request is masked.	
			Timer 0 interrupt enable bit	
1	ET0	RW	1: T0 interrupt enabled.	0
			0: Interrupt request is masked.	
			External interrupt 0 enable bit	
0	EX0	RW	1: INT0 interrupt enabled.	0
			0: Interrupt request is masked.	

## Extend Interrupt Enable Register (IE\_EX):

Bit	Name	Access	Description	Reset value
			Watchdog timer interrupt enable bit	
7	IE_WDOG	RW	1: WDOG interrupt enabled;	0
			0: WDOG interrupt disabled.	
			GPIO interrupt enable bit	
6	IE_GPIO	RW	1: GPIO_IE interrupt enabled;	0
			0: GPIO_IE interrupt disabled.	
			PWM1/PWM2 interrupt enable bit	
5	IE_PWMX	RW	1: PWM1/2 interrupt enabled;	0
			0: PWM1/2 interrupt disabled.	
			UART1 interrupt enable bit	
4	IE_UART1	RW	1: UART1 interrupt enabled;	0
			0: UART1 interrupt disabled.	
			ADC interrupt enable bit	
3	IE_ADC	RW	1: ADC interrupt enabled;	0
			0: ADC interrupt disabled.	
			USB interrupt enable bit	
2	IE_USB	RW	1: USB interrupt enabled;	0
			0: USB interrupt disabled.	
			Touch key timer interrupt enable bit	
1	IE_TKEY	RW	1: Touch key timer interrupt enabled;	0
			0: Touch key timer interrupt disabled.	
0	IE_SPI0	RW	SPI0 interrupt enable bit	0

	1: SPI0 interrupt enabled;	
	0: SPI0 interrupt disabled.	

## GPIO Interrupt Enable Register (GPIO\_IE):

Bit	Name	Access	Description	Reset value
7	bIE_IO_EDGE	RW	GPIO edge interrupt mode enable: 0: Level interrupt mode selected. If the GPIO pin inputs a valid level, bIO_INT_ACT is 1 and always requests interrupt. If GPIO inputs an invalid level, bIO_INT_ACT is 0 and the interrupt request is canceled. 1: Edge interrupt mode selected. When GPIO pin inputs a valid edge, the bIO_INT_ACT interrupt flag is generated and an interrupt is requested. The interrupt flag cannot be cleared by software and can only be cleared automatically when reset or in level interrupt mode or when it enters the corresponding interrupt service program.	0
6	bIE_RXD1_LO	RW	<ol> <li>UART1 receive pin interrupt enabled (active at low level in level mode, while active at falling edge in edge mode).</li> <li>UART1 receive pin interrupt disabled. Select either RXD1 or RXD1_based on bUART1_PIN_X=0/1</li> </ol>	0
5	bIE_P1_5_LO	RW	<ol> <li>P1.5 interrupt enabled (active at low level in level mode, while active at falling edge in edge mode).</li> <li>P1.5 interrupt disabled.</li> </ol>	0
4	bIE_P1_4_LO	RW	<ol> <li>P1.4 interrupt enabled (active at low level in level mode, while active at falling edge in edge mode).</li> <li>P1.4 interrupt disabled.</li> </ol>	0
3	bIE_P1_3_LO	RW	<ol> <li>P1.3 interrupt enabled (active at low level in level mode, while active at falling edge in edge mode).</li> <li>P1.3 interrupt disabled.</li> </ol>	0
2	bIE_RST_HI	RW	<ol> <li>RST interrupt enabled (active at high level in level mode, while active at rising edge in edge mode).</li> <li>RST interrupt disabled.</li> </ol>	0
1	bIE_P3_1_LO	RW	<ol> <li>P3.1 interrupt enabled (active at low level in level mode, while active at falling edge in edge mode).</li> <li>P3.1 interrupt disabled.</li> </ol>	0
0	bIE_RXD0_LO	RW	<ol> <li>UART0 receive pin interrupt enabled (active at low level in level mode, while active at falling edge in edge mode).</li> <li>UART0 receive pin interrupt disabled. Select either RXD0 or RXD0_ pin based on bUART0_PIN_X=0/1</li> </ol>	0

Interrupt Priority Control Register (IP):

Bit	Name	Access	Description	Reset value
7	PH_FLAG	RO	Flag bit for high-priority interrupt in progress	0
6	PL_FLAG	RO	Flag bit for low-priority interrupt in progress	0
5	PT2	RW	Timer 2 interrupt priority control bit	0
4	PS	RW	UART0 interrupt priority control bit	0
3	PT1	RW	Timer 1 interrupt priority control bit	0
2	PX1	RW	External interrupt 1 interrupt priority control bit	0
1	PT0	RW	Timer 0 interrupt priority control bit	0
0	PX0	RW	External interrupt 0 interrupt priority control bit	0

Extend Interrupt Priority Control Register (IP\_EX):

Bit	Name	Access	Description	Reset value
			Current interrupt nesting level flag bit	
7	bIP_LEVEL	RO	0: No interrupt, or 2-level nested interrupt.	0
			1: Currently, 1-level nested interrupt.	
6	bIP_GPIO	RW	GPIO interrupt priority control bit	0
5	bIP_PWMX	RW	PWM1/PWM2 interrupt priority control bit	0
4	bIP_UART1	RW	UART1 interrupt priority control bit	0
3	bIP_ADC	RW	ADC interrupt priority control bit	0
2	bIP_USB	RW	USB interrupt priority control bit	0
1	bIP_TKEY	RW	Touch key timer interrupt priority control bit	0
0	bIP_SPI0	RW	SPI0 interrupt priority control bit	0

IP and IP\_EX registers are used to set the interrupt priority. If a bit is set to 1, then the corresponding interrupt source is set to high-priority. If a bit is reset to 0, then the corresponding interrupt source is set to low-priority. For the interrupt sources at the same level, the system has a priority sequence by default, as shown in Table 9.1.1. And the combination of PH\_FLAG and PL\_FLAG represents the priority of the interrupts.

PH_FLAG	PL_FLAG	Interrupt priority state at present
0	0	No interrupt at present
0	1	Low-priority interrupt is executed at present
1	0	High-priority interrupt is executed at present
1	1	Unexpected state, unknown error

## 10. I/O Ports

## **10.1 Introduction to GPIO**

CH552 provides up to 17 I/O pins, some of which have alternate functions. Among these pins, the P1 port and the P3 port can be accessed by bits. The P2 port is an internal port and is only used to cooperate with R0 or R1 to select the xRAM page for MOVX access.

If a pin is not configured with alternate functions, it is a general-purpose I/O pin by default. When used as general-purpose digital I/O ports, all of them have a real "read-modify-write" function that allows SETB, CLR and other bit operation commands to independently change the direction and port level of a pin.

## **10.2 GPIO Register**

All registers and bits in this section are represented in a general format: a lowercase "n" represents the serial number of the ports (n=1 or 3), and a lowercase "x" represents the serial number of the bits (x=0, 1, 2, 3, 4, 5, 6, 7).

Name	Address	Description	Reset
Trunic	71001055	Description	value
P1	90h	P1 port input/output register	FFh
P1_MOD_OC	92h	P1 port output mode register	FFh
P1_DIR_PU	93h	P1 port direction control and pull-up enable register	FFh
P2	A0h	P2 port output register	FFh
P3	B0h	P3 port input/output register	FFh
P3_MOD_OC	96h	P3 port output mode register	FFh
P3_DIR_PU	97h	P3 port direction control and pull-up enable register	FFh
PIN_FUNC	C6h	Pin function selection register	80h
XBUS_AUX	A2h	Bus auxiliary setting register	00h

Table 10.2.1 GPIO registers

Pn Port Input/Output Register (Pn):

Bit	Name	Access	Description	Reset value
[7:0]	Pn.0~Pn.7	RW	Pn.x pin state input and data output bits, accessed by bits	FFh

#### Pn Port Output Mode Register (Pn\_MOD\_OC):

Bit	Name	Access	Description	Reset value
[7:0]	Pn_MOD_OC	RW	Pn.x pin output mode setting:0: Push-pull output.1: Open-drain output.	FFh

#### Pn Port Direction Control and Pull-up Enable Register (Pn\_DIR\_PU):

Bit	Name	Access	Description	Reset value
[7:0]	Pn_DIR_PU	RW	Pn.x pin direction control in push-pull output mode:0: Input.1: Output.Pn.x pin pull-up resistor enable control in open-drain	FFh

	output mode:	
	0: Pull-up resistor disabled.	
	1: Pull-up resistor enabled.	

Relevant configuration of Pn port is implemented by the combination of  $Pn_MOD_OC[x]$  and  $Pn_DIR_PU[x]$  as follows.

Pn_MOD_OC	Pn_DIR_PU	Working mode description
0	0	High impedance input mode, pin has no pull-up resistor
0	1	Push-pull output mode, has symmetrical drive capability which can output or absorb large current
1	0	Open-drain output, support high impedance input, pin has no pull-up resistor
1	1	Quasi-bidirectional mode (standard 8051), open-drain output, support input, pin has pull-up resistor, when the output is changed from low level to high level, it will automatically drive the high level of 2 clock cycles to accelerate the conversion

Table 10.2.2 Port configuration register combination

P1 and P3 ports support pure input or push-pull output and quasi-bidirectional modes, etc.. Each pin has a freely controlled internal pull-up resistor, and a protective diode connected to VCC and GND.

Figure 10.2.1 shows the equivalent schematic of the P1.x pin of the P1 port. After AIN is removed, it can be applied to port P3. The VCC in the figure can be applied to P3.6 and P3.7 after changed to V33, that is, the pull-up or input or output high level of P3.6 and P3.7 can only reach V33 voltage.

P3.6 and P3.7 optional standard pull-up resistor (to V33),  $15K\Omega$  pull-down resistor, or provide  $1.5K\Omega$  pull-up resistor for one pin (to V33). The standard pull-up resistor is only valid when bUSB\_IO\_EN=0, i.e. in GPIO mode, controlled by bit7 and bit6 in P3\_DIR\_PU. The pull-down resistor is controlled by bUD\_PD\_DIS when bUC\_RESET\_SIE=0, and has no connection with bUSB\_IO\_EN.  $1.5K\Omega$  pull-up resistor is prior to the pull-down resistor, controlled by bUC\_DEV\_PU\_EN when bUC\_RESET\_SIE = 0, and has no connection with bUSB\_IO\_EN.



#### Figure 10.2.1 I/O pin equivalent schematic

## **10.3 GPIO Alternate Functions and Map**

Some I/O pins of CH552 have alternate functions. After power on, they are all general purpose I/O pins by default. After different functional modules are enabled, the corresponding pins are configured as corresponding functional pins of each functional module.

Bit	Name	Access	Description	Reset value
7	bUSB_IO_EN	RW	USB UDP/UDM pin enable bit 0: P3.6/P3.7 selected for GPIO. P3_DIR_PU can be used to control pull-up resistor, and P3_MOD_OC is supported. 1: P3.6/P3.7 selected for UDP/UDM, controlled by USB module, and P3_DIR_PU and P3_MOD_OC both have	1
6	bIO_INT_ACT	RO	no effect on it GPIO interrupt request activation status: When bIE_IO_EDGE=0, 1: GPIO inputs valid level and interrupts the request. 0: Input level is invalid. When bIE_IO_EDGE=1, the bit is used as the edge interrupt flag, 1: Valid edge is detected and the bit cannot be reset by software and can only be reset automatically in reset or level interrupt mode or when entering the corresponding interrupt service program	0
5	bUART1_PIN_X	RW	UART1 pin mapping enable bit 0: RXD1/TXD1 selects P1.6/P1.7. 1: RXD1/TXD1 selects P3.4/P3.2	0

Pin Function Selection Register (PIN FUNC):

			UART0 pin mapping enable bit	
4	bUART0_PIN_X	RW	0: RXD0/TXD0 selects P3.0/P3.1.	0
			1: RXD0/TXD0 selects P1.2/P1.3	
			PWM2 pin mapping enable bit	
3	bPWM2_PIN_X	RW	0: PWM2 selects P3.4.	0
			1: PWM2 selects P3.1	
			PWM1 pin mapping enable bit	
2	bPWM1_PIN_X	RW	0: PWM1 selects P1.5.	0
			1: PWM1 selects P3.0	
			T2EX/CAP2 pin mapping enable bit	
1	bT2EX_PIN_X	RW	0: T2EX/CAP2 selects P1.1.	0
			1: T2EX/CAP2 selects RST	
			T2/CAP1 pin mapping enable bit	
0	bT2_PIN_X	RW	0: T2/CAP1 selects P1.0.	0
			1: T2/CAP1 selects P1.4	

#### Table 10.4.1 GPIO pin altenate functions

GPIO	Other functions: priority sequence from left to right
RST	RST, bT2EX_, bCAP2_, bRST
P1[0]	T2/bT2, CAP1/bCAP1, TIN0, P1.0
P1[1]	T2EX/bT2EX, CAP2/bCAP2, TIN1, VBUS2, AIN0, P1.1
P1[2]	XI, RXD_/bRXD_, P1.2
P1[3]	XO, TXD_/bTXD_, P1.3
P1[4]	T2_/bT2_, CAP1_/bCAP1_, SCS/bSCS, TIN2, UCC1, AIN1, P1.4
P1[5]	MOSI/bMOSI, PWM1/bPWM1, TIN3, UCC2, AIN2, P1.5
P1[6]	MISO/bMISO, RXD1/bRXD1, TIN4, P1.6
P1[7]	SCK/bSCK, TXD1/bTXD1, TIN5, P1.7
P3[0]	PWM1_/bPWM1_, RXD/bRXD, P3.0
P3[1]	PWM2_/bPWM2_, TXD/bTXD, P3.1
P3[2]	TXD1_/bTXD1_, INT0/bINT0, VBUS1, AIN3, P3.2
P3[3]	INT1/bINT1, P3.3
P3[4]	PWM2/bPWM2, RXD1_/bRXD1_, T0/bT0, P3.4
P3[5]	T1/bT1, P3.5
P3[6]	UDP/bUDP, P3.6
P3[7]	UDM/bUDM, P3.7

The priority sequence from left to right mentioned in the above table refers to the priority when multiple functional modules compete to use the GPIO. For example, when P3.1 is used for TXD serial port transmission, P3.0 can still be used for higher priority PWM1 output.

# 11. External Bus

CH552 does not provide bus signals outside the chip, does not support the external bus, but can normally access the on-chip xRAM.

Bit	Name	Access	Description	Reset value
7	bUART0_TX	RO	UART0 transmit status If this bit is 1, the transmission is in progress.	0
6	bUART0_RX	RO	UART0 receive status If this bit is 1, the reception is in progress.	0
5	bSAFE_MOD_ACT	RO	Safe mode activate status If this bit is 1, it is in safe mode currently.	0
4	Reserved	RO	Reserved	0
3	GF2	RW	General flag bit 2 User-defined. Reset and set by software	0
2	bDPTR_AUTO_INC	RW	Enable the DPTR to add 1 automatically after on the completion of MOVX_@DPTR command	0
1	Reserved	RO	Reserved	0
0	DPS	RW	Double DPTR data pointer selection bit: 0: DPTR0 selected. 1: DPTR1 selected.	0

		·	
External Bus Auxiliary	Setting Register	(XBUS	AUX):

## 12. Timer

## 12.1 Timer0/1

Timer0 and Timer1 are 16-bit timers/counters configured by TCON and TMOD. TCON is used for timer/counter T0 and T1 startup control and overflow interrupt as well as external interrupt control. Each timer is a 16-bit timing unit composed of dual 8-bit registers. The high byte counter of timer 0 is TH0 and the low byte counter of timer 0 is TL0. The high byte counter of timer 1 is TH1 and the low byte counter of timer 1 can also be used as the baud rate generator of UART0.

Name	Address	Description	Reset value
TH1	8Dh	Timer 1 count high byte	xxh
TH0	8Ch	Timer 0 count high byte	xxh
TL1	8Bh	Timer 1 count low byte	xxh
TL0	8Ah	Timer 0 count low byte	xxh
TMOD	89h	Timer0/1 mode register	00h
TCON	88h	Timer0/1 control register	00h

#### Timer/Counter 0/1 Control Register (TCON):

Bit	Name	Access	Description	Reset value
7 TF1	RW	Timer1 overflow interrupt flag bit	0	
,		100	Automatically cleared after it enters Timer1 interrupt.	Ŭ
6 TR1	TD 1	RW	Timer1 startup/stop bit	0
	IKI		Set to 1 to startup. Set and cleared by software.	
	TEO	RW	Timer0 overflow interrupt flag bit	0
3	5 TF0	KW	Automatically cleared after it enters Timer0 interrupt.	
4	TDO	DIV	Timer0 startup/stop bit	0
4 TR0	1 KU	RW	Set to 1 to startup. Set and cleared by software.	
2	IF 1	RW	INT1 interrupt request flag bit	0
3	IE1		Automatically cleared after entering INT1 interrupt.	
			INT1 trigger mode control bit	
2	IT1	RW	0: INT1 triggered by low level;	0
			1: INT1 triggered by falling edge.	
1	IE0	RW	INT0 interrupt request flag bit	0
			Automatically cleared after it enters INT0 interrupt.	
			INT0 trigger mode control bit	
0	IT0	RW	0: INT0 triggered by low level;	0
			1: INT0 triggered by falling edge.	
### Timer/Counter 0/1 Mode Register (TMOD):

Bit	Name	Access	Description	Reset value
7	bT1_GATE	RW	<ul><li>Gate control enable bit. This bit controls whether the Timer1 startup is affected by INT1.</li><li>0: Whether the timer/counter 1 is started is independent of INT1.</li><li>1: It is started only when the INT1 pin is at high level and TR1 is 1.</li></ul>	0
6	bT1_CT	RW	<ul><li>Timing/counting mode selection bit</li><li>0: It works in timing mode.</li><li>1: It works in counting mode. Falling edge on T1 pin selected as the clock.</li></ul>	0
5	bT1_M1	RW	Timer/counter 1 mode selection high bit	0
4	bT1_M0	RW	Timer/counter 1 mode selection low bit	0
3	bT0_GATE	RW	<ul><li>Gate control enable bit. This bit controls whether the Timer0 startup is affected by INT0.</li><li>0: Whether the timer/counter 0 is started is independent of INT0.</li><li>1: It is started only when the INT0 pin is at high level and TR0 is 1</li></ul>	0
2	bT0_CT	RW	<ul><li>Timing/counting mode selection bit</li><li>0: It works in timing mode.</li><li>1: It works in counting mode. Falling edge on T0 pin selectd as the clock</li></ul>	0
1	bT0_M1	RW	Timer/counter 0 mode selection high bit	0
0	bT0_M0	RW	Timer/counter 0 mode selection low bit	0

## Table 12.1.2 Timern working mode selected by bTn\_M1 and bTn\_M0 (n=0, 1)

bTn_M1	bTn_M0	Timern working mode (n=0, 1)
		Mode 0: 13-bit timer/counter n, the counting unit is composed of the lower 5 bits of
0	0	TLn and THn, and the higher 3 bits of TLn is invalid. When the counts of all 13 bits
		change from 1 to 0, set the overflow flag TFn and reset the initial value
		Mode 1: 16-bit timer/counter n, the counting unit is composed of TLn and THn.
0	1	When the counts of all 16 bits change from 1 to 0, set the overflow flag TFn and reset
		the initial value
		Mode 2: 8-bit overload timer/counter n, TLn is used for the counting unit, and THn is
1	0	used as the overload counting unit. When the counts of all 8 bits change from 1 to 0,
		set the overflow flag TFn and automatically load the initial value from THn
		Mode 3: For timer/counter 0, it is divided into TL0 and TH0. TL0 is used as an
		8-bit timer/counter, which occupies all control bits of Timer0. TH0 is also used as an
1	1	8-bit timer, which occupies TR1, TF1 and interrupt resources of Timer1. In this case,
1	1	Timer1 is still available, but the startup control bit (TR1) and the overflow flag bit
		(TF1) cannot be used.
		For timer/counter 1, it stops after it enters mode 3.

#### Timern Count Low Byte (TLn) (n=0, 1):

Bit	Name	Access	Description	Reset value
[7:0]	TLn	RW	Timern count low byte	xxh

Timern Count High Byte (THn) (n=0, 1):

Bit	Name	Access	Description	Reset value
[7:0]	THn	RW	Timern count high byte	xxh

### 12.2 Timer2

Timer2 is a 16-bit automatic overload timer/counter configured by T2CON and T2MOD registers, with TH2 as the high byte counter and TL2 as the low byte counter for Timer2.Timer2 can be used as the baud rate generator of UART0, and it also has the function of 2-channel signal level capture. The capture count is stored in RCAP2 and T2CAP1 registers.

Name	Address	Description	Reset value
TH2	CDh	Timer 2 counter high byte	00h
TL2	CCh	Timer 2 counter low byte	00h
T2COUNT	CCh	TL2 and TH2 constitute a 16-bit SFR	0000h
T2CAP1H	CFh	Timer2 capture 1 data high byte (read only)	xxh
T2CAP1L	CEh	Timer2 capture 1 data low byte (read only)	xxh
T2CAP1	CEh	T2CAP1L and T2CAP1H constitute a 16-bit SFR	xxxxh
RCAP2H	CBh	Count reload/capature 2 data register high byte	00h
RCAP2L	CAh	Count reload/capature 2 data register low byte	00h
RCAP2	CAh	RCAP2L and RCAP2H constitute a 16-bit SFR	0000h
T2MOD	C9h	Timer2 mode register	00h
T2CON	C8h	Timer2 control register	00h

Table 12.2.1 Timer2 related registers

Timer/counter 2 control register (T2CON):

Bit	Name	Access	Description	Reset value
7	TF2	RW	Timer2 overflow interrupt flag when bT2_CAP1_EN=0 When the Timer2 counts of all 16 bits change from 1 to 0, this overflow flag is set to 1, which requires software to reset. When RCLK=1 or TCLK=1, the bit is not set to 1.	0
7	CAP1F	RW	Timer2 capture 1 interrupt flag when bT2_CAP1_EN=1 It is triggered by the active edge on T2, which requires software to reset.	0
6	EXF2	RW	Timer2 external trigger flag It is triggered by T2EX active edge and set to 1 when EXEN2=1, which requires software to reset.	0
5	RCLK	RW	UART0 receive clock selection	0

			7	
			0: Timer1 overflow pulse selected to generate baud rate.	
			1: Timer2 overflow pulse selected to generate the baud rate	
			UART0 transmit clock selection	
4	TCLK	RW	0: Timer1 overflow pulse selected to generate baud rate.	0
			1: Timer2 overflow pulse selected to generate the baud rate	
			T2EX trigger enable bit	
2	EVENO	DW	0: Ignore T2EX.	0
3	EXEN2	RW	1: Reload or capture enabled to be triggered by T2EX active	0
			edge	
	ΤDΟ	DW	Timer2 startup/stop bit	0
2	TR2	RW	Set to 1 to start. Set and cleared by software.	0
			Timer2 clock source selection bit	
1	C_T2	RW	0: Internal clock selected.	0
			1: Edge count based on falling edge on T2 pin selected.	
			Timer2 function selection bit. This bit should be forced to	
			be 0 if RCLK or TCLK is 1.	
			0: Timer2 selected as timer/counter to automatically reload	
0	CP_RL2	RW	the initial value of the count when the counter overflows or	0
			T2EX level changes.	
			1: Timer2 capture 2 function enabled. The active edge on	
			T2EX is captured.	

## Timer/counter 2 mode register (T2MOD):

Bit	Name	Access	Description	Reset value
7	bTMR_CLK	RW	<ul><li>Fastest clock mode enable of T0/T1/T2 timer which has selected fast clock.</li><li>1: Fsys without division as the count clock.</li><li>0: Divided clock selected.</li><li>This bit has no effect on the timer that selects the standard clock.</li></ul>	0
6	bT2_CLK	RW	Timer2 internal clock frequency selection bit 0: Standard clock selected. Fsys/12 when in timing/counting mode. Fsys/4 when in UART0 clock mode. 1: Fast clock selected. Fsys/4 (bTMR_CLK=0) or Fsys (bTMR_CLK=1) when in timing/counting mode. Fsys/2 (bTMR_CLK=0) or Fsys (bTMR_CLK=1) when in UART0 clock mode.	0
5	bT1_CLK	RW	Timer1 internal clock frequency selection bit 0: Standard clock selected, Fsys/12. 1: Fast clock selected. Fsys/4 (bTMR_CLK=0) or Fsys (bTMR_CLK=1).	0
4	bT0_CLK	RW	Timer0 internal clock frequency selection bit 0: Standard clock selected, Fsys/12.	0

			1: Fast clock set (bTMR_CLK=1)	elected, Fsys/4 (bTMR_CLK=0) or Fsys	
3	bT2_CAP_M1	RW	Timer2 capture mode high bit	Capture mode selection: X0: from falling ege to falling edge	0
2	bT2_CAP_M0	RW	Timer2 capture mode low bit	<ul><li>01: from any edge to any edge, i.e. level</li><li>change</li><li>11: from rising edge to rising edge</li></ul>	0
1	T2OE	RW	Timer2 clock out 0: Output disable 1: T2 pin enabled of the Timer2 over	ed. I to output clock. The frequency is the half	0
0	bT2_CAP1_EN	RW	CP_RL2=1, C_T	de enable when RCLK=0, TCLK=0, 2=0 and T2OE=0 unction enabled. Active edge on T2 is ction disabled.	0

#### Count reload/capature 2 data register (RCAP2):

Bit	Name	Access	Description	Reset value
[7:0]	RCAP2H	RW	High byte of reload value in timer/counter mode. High byte of timer captured by CAP2 in capture mode	00h
[7:0]	RCAP2L	RW	Low byte of reload value in timer/counter mode. Low byte of timer captured by CAP2 in capture mode	00h

### Timer2 counter (T2COUNT):

Bit	Name	Access	Description	Reset value
[7:0]	TH2	RW	Current counter high byte	00h
[7:0]	TL2	RW	Current counter low byte	00h

Timer2 capture 1 data (T2CAP0):

Bit	Name	Access	Description	Reset value
[7:0]	T2CAP1H	RO	High byte of timer captured by CAP1	xxh
[7:0]	T2CAP1L	RO	Low byte of timer captured by CAP1	xxh

### **12.3 PWM Function**

CH552 provides 2-channel 8-bit PWM, the default output polarity can be selected by default as low level or high level for PWM, and the output duty cycle of PWM can be dynamically modified. After integrating low-pass filtering via simple Resistor-Capacitor (RC), various output voltages can be obtained, which is equivalent to the low speed Digital-to-Analog Converter (DAC).

PWM1 output duty cycle= PWM\_DATA1 / 256, support range from 0% to 99.6%. PWM2 output duty cycle= PWM\_DATA2 / 256, support range from 0% to 99.6%. In practical application, it is recommended to allow the PWM pin output and set the PWM output pin in push-pull output mode.

### 12.3.1 PWM1 and PWM2

Name	Address	Description	Reset value
PWM_CK_SE	9Eh	PWM clock setting register	00h
PWM_CTRL	9Dh	PWM control register	02h
PWM_DATA1	9Ch	PWM1 data register	xxh
PWM_DATA2	9Bh	PWM2 data register	xxh

#### Table 12.3.1 PWM1 and PWM2 related registers

### PWM2 data register (PWM\_DATA2):

Bit	Name	Access	Description	Reset value
[7:0]	PWM_DATA2	RW	Store the current PWM2 data. Duty cycle of PWM2 output valid level =PWM_DATA2/256	xxh

#### PWM1 data register (PWM\_DATA1):

Bit	Name	Access	Description	Reset value
[7:0]	PWM_DATA1	RW	Store the current PWM1 data. Duty cycle of PWM1 output valid level =PWM_DATA1/256	xxh

#### PWM control register (PWM\_CTRL):

Bit	Name	Access	Description	Reset value
7	bPWM_IE_END	RW	1: PWM cycle end or MFM buffer interrupt enabled	0
			PWM2 output polarity control bit	
6	bPWM2_POLAR	RW	0: Low level by default while active high.	0
			1: High level by default while active low.	
			PWM1 output polarity control bit	
5	bPWM1_POLAR	RW	0: Low level by default while active high.	0
			1: High level by default while active low.	
			PWM cycle period end interrupt flag bit	
4	bPWM IF END	RW	1: A PWM cycle period end interrupt.	0
4			Write 1 to reset, or reset when the PWM_DATA1 data is	0
			reloaded.	
3	bPWM2 OUT EN	RW	PWM2 output enable	0
3			1: PWM2 output enabled	0
2	bPWM1 OUT EN	RW	PWM1 output enable	0
2			1: PWM1 output enabled	0

1	bPWM_CLR_ALL	RW	1: Empty PWM1 and PWM2 counts and FIFO. Reset by software.	1
0	Reserved	RO	Reserved	0

PWM clock setting register (PWM\_CK\_SE):

Bit	Name	Access	Description	Reset value
[7:0]	PWM_CK_SE	RW	Set PWM clock frequency division factor	00h

### **12.4 Timer Function**

### 12.4.1 Timer0/1

- Set T2MOD to select Timer internal clock frequency. If bTn\_CLK(n=0/1) is 0, the corresponding clock of Timer0/1 is Fsys/12. If bTn\_CLK is 1, select either Fsys/4 or Fsys as the clock based on bTMR\_CLK=0 or 1.
- (2). Set TMOD to configure the working mode of Timer.

Mode0: 13-bit timer/counter



Fugure 12.4.1.1 Timer0/1 mode0

Mode1: 16-bit timer/counter



Figure 12.4.1.2 Timer0/1 mode1

Mode2: Auto reload 8-bit timer/counter



Fugure 12.4.1.3 Timer0/1 mode2

Mode3: Timer0 is divided into 2 independent 8-bit timer/counter and borrows the TR1 control bit of Timer1. Timer1 substitutes the borrowed TR1 control bit by whether starting mode 3, and stops running when it enters mode3.



Figure 12.4.1.4 Timer0 mode3

(3). Set initial value TLn and THn(n=0/1) of timer/counter.

(4). Set the TRn bit (n=0/1) in TCON to turn on or stop timer/counter, which can be checked by querying the TFn bit (n=0/1) or by interrupt mode.

### 12.4.2 Timer2

Timer2 16-bit reload timer/counter mode:

- (1). Set the RCLK and TCLK bits in T2CON to 0, to select non-serial port baud rate generator mode.
- (2). Set the C\_T2 bit in T2CON to 0, to select internal clock, and turn to step (3). Alternatively, set to 1 to select the falling edge on T2 pin as the count clock and skip step (3).
- (3). Set T2MOD to select the Timer internal clock frequency. If bT2\_CLK is 0, then Timer2 clock is Fsys/12. If bT2\_CLK is 1, then Fsys/4 or Fsys is selected as the clock by bTMR\_CLK=0 or 1.
- (4). Set the CP\_RL2 bit in T2CON to 0, to select 16-bit reload timer/counter function of Timer2.
- (5). Set RCAP2L and RCAP2H as the reload value of timer after overflow. Set TL2 and TH2 as the initial value of the timer (the same as RCAP2L and RCAP2H generally). Set TR2 to 1 to turn on Timer2.
- (6). Inquire TF2 or Timer2 interrupt to obtain the current timer/counter state.



Figure 12.4.2.1 Timer2 16-bit Reload Timer/Counter

Timer2 clock output mode:

Refer to the 16-bit reload timer/counter mode and then set the bit T2OE in T2MOD to 1 to enable a two divided-frequency clock of TF2 frequency output from T2 pin.

Timer2 UART0 baud rate generator mode:

- (1). Set the C\_T2 bit in T2CON to 0, to select internal clock. Alternatively, set to 1 to select the falling edge on T2 pin as the clock. Set the RCLK and TCLK bits in T2CON to 1, or set one of them to 1 as required, to select UART baud rate generator mode.
- (2). Set T2MOD, to select Timer internal clock frequency. If bT2\_CLK is 0, the clock of Timer2 is Fsys/4. If bT2\_CLK is 1, select either Fsys/2 or Fsys as the clock based on bTMR\_CLK=0 or 1.
- (3). Set RCAP2L and RCAP2H as the reload value of timer after overflow. Set TR2 to 1 to turn on Timer2.



Fugure 12.4.2.2 Timer2 UART0 Baud Rate Generator

Timer2 two-channel capture mode:

- (1). Set the RCLK and TCLK bits in T2CON to 0, to select non-UART baud rate generator mode.
- (2). Set the C\_T2 bit in T2CON to 0, to select internal clock, and turn to step (3). Alternatively, set to 1 to select the falling edge on T2 pin as the count clock and skip step (3).
- (3). Set T2MOD to select the Timer internal clock frequency. If bT2\_CLK is 0, Timer2 clock is Fsys/12. If bT2\_CLK is 1, either Fsys/4 or Fsys is selected as the clock based on bTMR\_CLK=0 or 1.
- (4). Set the bT2 CAP M1 and bT2 CAP M0 bits in T2MOD, to select corresponding edge capture mode.
- (5). Set the CP\_RL2 bit in T2CON to 1, to select the capture function of Timer2 to T2EX pin.
- (6). Set TL2 and TH2 as the initial value of the timer, and set TR2 to 1 to turn on Timer2.
- (7). When CAP2 capture is completed, RCAP2L and RCAP2H store the current count values of TL2 and

TH2 and set EXF2 to generate an interrupt. The difference between the next captured RCAP2L and RCAP2H and the last captured RCAP2L and RCAP2H is the signal width between the two active edges.

(8). If the C\_T2 bit in T2CON is 0, and the bT2\_CAP1\_EN bit in T2MOD is 1, Timer2 is enabled to capture the T2 pin at the same time. When the CAP1 capture is completed, T2CAP1L and T2CAP1H store the current count values of TL2 and TH2, and set CAP1F to generate an interrupt.



Fugure 12.4.2.3 Timer2 capture mode

## 13. Universal Asynchronous Receiver Transmitter (UART)

### **13.1 Introduction to UART**

CH552 provides 2 full-duplex UARTs: UART0 and UART1. CH551 only provides UART0.

UART0 is a standard MCS51 serial port, whose data reception and transmission are realized by physically separated receive/transmit registers via SBUF access. The data written to SBUF is loaded into the transmit register. And the receive buffer register is used for read operation on SBUF.

UART1 is a simplified MCS51 serial port, whose data reception and transmission are realized by physically separated receive/transmit registers via SBUF access. The data written to SBUF1 is loaded into the transmit register. And the receive buffer register is used for read operation on SBUF1. Compared with UART0, UART1 lacks the multi-device communication mode and fixed baud rate, but UART1 has an independent baud rate generator.

### 13.2 UART Register

Name	Address	Description	Reset value
SCON	98h	UART0 control register	00h
SBUF	99h	UART0 data register	xxh
SCON1	C0h	UART1 control register	40h
SBUF1	C1h	UART1 data register	xxh
SBAUD1	C2h	UART1 baud rate setting register	xxh

Table 13.2.1 UART related registers

### 13.2.1 UART0 Register Description

UART0 Control Register (SCON):

Bit	Name	Access	Description	Reset value
			UART0 working mode selection bit 0	
7	SM0	RW	0: 8-bit data asynchronous communication.	0
			1: 9-bit data asynchronous communication	
			UART0 working mode selection bit 1	
6	SM1	RW	0: Fixed baud rate.	0
			1: Variable baud rate, which is generated by timer T1 or T2	
			UART0 multi-device communication control bit:	
		In mode 2 and mode 3,		
			When SM2=1,	
			If RB8 is 0, RI is not set to 1 and the reception is invalid.	
5	SM2	RW	If RB8 is 1, RI is set to 1 and the reception is valid.	0
5	5112	KW	When SM2=0, no matter RB8 is 0 or 1, RI is set when	0
			receiving data and the reception is valid.	
			In mode 1, if SM2=1, only when the active stop bit is received	
			can the reception be valid;	
			In mode 0, the SM2 bit must be set to 0.	
4	REN	RW	UART0 receive enable bit	0

i				
			0: Receive disabled.	
			1: Receive enabled.	
			The 9 <sup>th</sup> bit of the transmitted data	
			In modes 2 and mode 3, TB8 is used to write the 9 <sup>th</sup> bit of the	
2		DW	transmitted data, which can be a parity bit.	0
3	TB8	RW	In multi-device communication, it is used to indicate whether	0
			the host sends an address byte or a data byte. Data byte when	
			TB8=0, and address byte when TB8=1.	
			The 9 <sup>th</sup> bit of the received data	
			In mode 2 and 3, RB8 is used to store the 9 <sup>th</sup> bit of the received	
		DUV	data.	0
2	RB8	RW	In mode 1, if SM2=0, RB8 is used to store the received stop	0
			bit.	
			In mode 0, RB8 is not used.	
			Transmit interrupt flag bit	
1	TI	RW	Set by hardware at the end of a data byte transmission. It	0
			requires software to reset.	
			Receive interrupt flag bit	
0	RI	RW	Set by hardware at the end of a data byte reception. It requires	0
			software to reset.	

#### Table 13.2.1.1 UART0 working mode selection

SM0	SM1	Description
0	0	Mode 0, shift register mode. Baud rate is always Fsys/12
0	1	Mode 1, 8-bit asynchronous communication. Variable baud rate, generated by T1 or T2
1	0	Mode 2, 9-bit asynchronous communication. Baud rate is Fsys/128(SMOD=0) or
		Fsys/32(SMOD=1)
1	1	Mode 3, 9-bit asynchronous communication. Variable baud rate, generated by T1 or T2

In mode 1 and 3, when RCLK=0 and TCLK=0, UART0 baud rate is generated by timer T1. T1 should be set to mode 2 (auto reload 8-bit timer mode). Both bT1\_CT and bT1\_GATE must be 0. There are the following cases.

bTMR_CLK	bT1_CLK	SMOD	Description
1	1	0	TH1 = 256 - Fsys / 32 / baud rate
1	1	1	TH1 = 256 - Fsys / 16 / baud rate
0	1	0	TH1 = 256 - Fsys / 4 / 32 / baud rate
0	1	1	TH1 = 256 - Fsys / 4 / 16 / baud rate
X	0	0	TH1 = 256 - Fsys / 12 / 32 / baud rate
X	0	1	TH1 = 256 - Fsys / 12 / 16 / baud rate

Table 13.2.1.2 Calculation of UART0 baud rate generated from T1

In mode 1 and mode 3, when RCLK=1 or TCLK=1, UART0 baud rate is generated by T2. T2 should be set as 16-bit auto reload baud rate generator mode, both C\_T2 and CP\_RL2 must be 0. There are the following clock types.

bTMR_CLK	bT2_CLK	Description
1	1	RCAP2 = 65536 - Fsys / 16 / baud rate
0	1	RCAP2 = 65536 - Fsys / 2 / 16 / baud rate
X	0	RCAP2 = 65536 - Fsys / 4 / 16 / baud rate

#### UART0 data register (SBUF):

Bit	Name	Access	Description	Reset value
[7:0]	SBUF	RW	UART0 data register, including the transmit register and the receive register that are physically separated. The transmit register is used to write data to SBUF. The receive register is used to read data from SBUF.	xxh

### 13.2.2 UART1 Register Description

UART1 Control Register (SCON1):

Bit	Name	Access	Description	Reset value
7	U1SM0	RW	UART1 working mode selection bit 0: 8-bit data asynchronous communication. 1: 9-bit data asynchronous communication	0
6	Reserved	RO	Reserved	1
5	U1SMOD	RW	UART1 communication baud rate selection: 0: Slow mode. 1: Fast mode	0
4	U1REN	RW	UART1 receive enable bit 0: Receive disabled. 1: Receive enabled.	0
3	U1TB8	RW	The 9 <sup>th</sup> bit of the transmitted data In 9-bit data mode, TB8 is used to write the 9 <sup>th</sup> bit of the transmitted data, which can be a parity bit. In 8-bit data mode, TB8 is ignored	0
2	U1RB8	RW	The 9 <sup>th</sup> bit of the received data In 9-bit data mode, RB8 is used to store the 9 <sup>th</sup> bit of the received data. In 8-bit data mode, RB8 is used to store the received stop bit	0
1	UITI	RW	Transmit interrupt flag bit Set by hardware after a data byte is transmitted. It requires software to reset.	0
0	U1RI	RW	Receive interrupt flag bit Set by hardware after a data byte is received effectively. It requires software to reset.	0

UART1 Baud rate is generated by the SBAUD1 setting and can be divided into two cases according to the selection of U1SMOD:

When U1SMOD=0, SBAUD1 = 256 - Fsys / 32 / baud rate; When U1SMOD=1, SBAUD1 = 256 - Fsys / 16 / baud rate.

#### UART1 data register (SBUF1):

Bit	Name	Access	Description	Reset value
[7:0]	SBUF1	RW	UART1 data register, including the transmit and receive registers that are physically separated. The transmit data register is used to write data to SBUF1. The receive data register is used to read data from SBUF1.	vvh

### **13.3 UART Applications**

UART0 application:

- (1). Select UART0 baud rate generator, either from timer T1 or T2, and configure the corresponding counter.
- (2). Turn on the timer T1 or T2.
- (3).Set SM0, SM1, SM2 of SCON to select the working mode of UART0. Set REN to 1 to enable UART0 receiving.
- (4). UART interrupt can be set or R1 and T1 interrupt state can be inquired.
- (5). Read and write SBUF to implement data reception and transmission of UART, and the allowable baud rate error of UART receive signal is not more than 2%.

UART1 application:

- (1). Select U1SMOD and set SBAUD1 based on the baud rate.
- (2).Set U1SM0 in SCON1 to select the working mode of UART1. Set U1REN to 1 to enable UART1 receiving.
- (3). UART1 interrupt can be set or U1RI and U1TI interrupt state can be inquired.
- (4). Read and write SBUF1 to implement data reception and transmission of UART1, and the allowable baud rate error of UART receive signal is not more than 2%.

## **14. Serial Peripheral Interface (SPI)**

### **14.1 SPI Introduction**

CH552 provides an SPI interface for high-speed synchronous data transfer with peripherals.

- (1). Supports master mode and slave mode.
- (2). Supports clock modes of mode 0 and mode 3.
- (3). Optional, 3-wire full-duplex or 2-wire half-duplex mode.
- (4). Optional, MSB sent first or LSB sent first.
- (5). Clock frequency is adjustable, up to nearly half of the system clock frequency.
- (6). Built-in 1-byte receive FIFO and 1-byte transmit FIFO.
- (7). Supports the first byte pre-load data in slave mode to facilitate the host to obtain the returned data immediately in the first byte.

Table 14.2.1 SPI related registers						
Name	Name Address Description					
SPI0_SETUP	FCh	SPI0 setup register	00h			
SPI0_S_PRE	FBh	SPI0 slave mode preset data register	20h			
SPI0_CK_SE	FBh	SPI0 clock setting register	20h			
SPI0_CTRL	FAh	SPI0 control register	02h			
SPI0_DATA	F9h	SPI0 data receive/transmit register	xxh			
SPI0_STAT	F8h	SPI0 status register	08h			

#### 14.2 SPI Register

### SPI0 Setup Register (SPI0\_SETUP):

Bit	Name	Access	Description	Reset value
			SPI0 master/slave mode selection bit	
7	bS0_MODE_SLV	RW	0: SPI0 is in master mode.	0
			1: SPI0 is in slave mode/device mode	
			FIFO overflow interrupt enable bit in slave mode	
6	bS0_IE_FIFO_OV	RW	1: FIFO overflow interrupt enabled.	0
			0: FIFO overflow does not generate interrupt	
			Receive first byte completed interrupt enable bit in	
			slave mode	
5	bS0_IE_FIRST	RW	1: Interrupt triggerred when the first data byte is	0
			received in slave mode.	
			0: Interrupt is not generated when the first byte is received	
			Data byte transfer completed interrupt enable bit	
4	bS0_IE_BYTE	RW	1: Byte transfer completed interrupt enabled.	0
			0: Byte transfer completed interrupt disabled.	
			Order control bit of data byte	
3	bS0_BIT_ORDER	RW	0: MSB first.	0
			1: LSB first.	
2	Reserved	RO	Reserved	0

1	bS0_SLV_SELT	RO	<ul><li>Chip Select activation status bit in slave mode</li><li>0: Not selected currently.</li><li>1: Being selected currently</li></ul>	0
0	bS0_SLV_PRELOAD	RO	Pre-load data status bit in slave mode 1: Currently in pre-load state after Chip Select is valid and before the data is transmitted	0

### SPI0 Clock Setting Register (SPI0\_CK\_SE):

Bit	Name	Access	Description	Reset value
[7:0]	SPI0_CK_SE	RW	Set SPI0 clock frequency division factor in master mode	20h

### SPI0 Preset Data Register in Slave Mode (SPI0\_S\_PRE)

Bit	Name	Access	Description	Reset value
[7:0]	SPI0_S_PRE	RW	Preload first transmitted data in slave mode	20h

## SPI0 Control Register (SPI0\_CTRL):

Bit	Name	Access	Description	Reset value
			SPI0 MISO output enable	
7	bS0_MISO_OE	RW	1: SPI0 MISO output enabled.	0
			0: SPI0 MISO output disabled.	
			SPI0 MOSI output enable	
6	bS0_MOSI_OE	RW	1 SPI0 MOSI output enabled.	0
			0: SPI0 MOSI output disabled.	
			SPI0 SCK output enable	
5	bS0_SCK_OE	RW	1: SPI0 SCK output enabled.	0
			0: SPI0 SCK output disabled.	
			SPI0 data direction control bit	
			0: Output. Only writing to FIFO is regarded as an	
4	bS0_DATA_DIR	RW	effective operation, and an SPI transmission is started.	0
			1: Input. Reading/writing to FIFO is regarded as an	
			effective operation, and an SPI transmission is started.	
			SPI0 master clock mode control bit	
3	bS0_MST_CLK	RW	0: Mode 0. SCK defaults to low level when free.	0
			1: Mode 3. SCK defaults to high level.	
			2-wire half-duplex mode enable bit of SPI0	
2	bS0_2_WIRE	RW	0: 3-wire full duplex mode (SCK, MOSI and MISO).	0
			1: 2-wire half-duplex mode (SCK, MISO)	
1	bS0 CLR ALL	RW	1: Empty SPI0 interrupt flag and FIFO.	1
1	USU_CLK_ALL		Reset by software.	1
0	bS0_AUTO_IF	RW	Byte receive done interrupt flag auto reset enable bit	0

	through FIFO effective operation	
	1: Automatically reset the byte receive done interrupt	
	flag (S0_IF_BYTE) during the effective read and	
	write operation of FIFO	

#### SPI0 Data Receive/Transmit Register (SPI0\_DATA):

Bit	Name	Access	Description	Reset value
[7:0]	SPI0_DATA	RW	Including transmit FIFO and receive FIFO physically separated. The receive FIFO is used for read operation. The transmit FIFO is used for write operation. The effective read/write operation can initiate an SPI transmission.	xxh

### SPI0 Status Register (SPI0\_STAT):

Bit	Name	Access	Description	Reset value
7	S0_FST_ACT	RO	1: The first byte reception is completed in slave mode	0
6	S0_IF_OV	RW	<ul> <li>FIFO overflow flag bit in slave mode</li> <li>1: FIFO overflow interrupt.</li> <li>0: No interrupt.</li> <li>Directly write 0 to reset, or write 1 to the corresponding bit in the register to reset. When bS0_DATA_DIR=0, transmit FIFO empty triggers interrupt. When bS0_DATA_DIR=1, receive FIFO full triggers interrupt</li> </ul>	0
5	S0_IF_FIRST	RW	First byte receive done interrupt flag bit in slave mode 1: The first byte is received. Directly write 0 to reset, or write 1 to the corresponding bit in the register to reset.	0
4	S0_IF_BYTE	RW	Data byte transmit done interrupt flag bit 1: One byte transmission is done. Directly write 0 to reset, or write 1 to the corresponding bit in the register to reset, or reset by FIFO valid operation when bS0_AUTO_IF=1	0
3	S0_FREE	RO	<ul><li>SPI0 free flag bit</li><li>1: No SPI shift at present, usually it is in free period</li><li>between the data bytes</li></ul>	1
2	S0_T_FIFO	RO	SPI0 transmit FIFO count. 0 and 1 both are valid.	0
1	Reserved	RO	Reserved	0
0	S0_R_FIFO	RO	SPI0 receive FIFO count. 0 and 1 both are valid.	0

### 14.3 SPI Transfer Format

SPI host mode supports two transfer formats, including mode0 and mode3, which can be selected by setting the bSn\_MST\_CLK bit in SPI control register (SPIn\_CTRL). CH552 always samples MISO data

on the rising edge of CLK. The data transfer formats are shown in the figures below.





Fugure 14.3.2 SPI mode3 timing diagram

### 14.4 SPI Configuration

#### 14.4.1 Master Mode

In SPI master mode, SCK pin output serial clock, and Chip Select output pin can be specified as any I/O pin.

SPI0 configuration procedure:

- (1) Set the SPI clock setting register (SPI0\_CK\_SE), to configure SPI clock frequency.
- (2). Set the bS0\_MODE\_SLV bit in SPI setup register (SPI0\_SETUP) to 0, to select Master mode.
- (3). Set the bS0\_MST\_CLK bit in the SPI control register (SPI0\_CTRL), to select mode0 or mode3 as required.
- (4). Set the bS0\_SCK\_OE and bS0\_MOSI\_OE bits in SPI control register SPI0\_CTRL to 1, and set the bS0\_MISO\_OE bit to 0, to set the P1 port direction bSCK and bMOSI to output, bMISO to input, and chip select pin to output.

Data transmission:

- (1). Write to the SPI0\_DATA register, write the data to be sent to FIFO to automatically initiate an SPI transfer.
- (2). Wait for S0\_FREE to be 1, it indicates that the transmission is completed and the transmission of the next byte can be proceeded.

Data reception:

- (1). Write to the SPI0\_DATA register, write any data to FIFO, e.g. 0FFh, to initiate an SPI transfer.
- (2). Wait for S0\_FREE to be 1, it indicates that the reception is completed and SPI0\_DATA can be read to obtain the received data.
- (3). If bS0\_DATA\_DIR is set to 1 previously, the above read operation still can initiate the next SPI transfer, otherwise it will not start.

#### 14.4.2 Slave Mode

Only SPI0 supports Slave mode. In Slave mode, SCK pin is used to receive the serial clock of the connected SPI host.

- (1). Set the bS0 MODE SLV bit in the SPI0 setup register (SPI0 SETUP) to 1, to select slave mode.
- (2). Set the bS0\_SCK\_OE and bS0\_MOSI\_OE bits in the SPI0 control register (SPI0\_CTRL) to 0, and the bS0\_MISO\_OE bit to 1, set the P1 port direction bSCK, bMOSI and bMISO as well as Chip Select pin as input. When SCS is valid (low level), MISO will automatically enable output. At the same time, it is recommended to set MISO pin as high impedance input mode (P1\_MOD\_OC[6]=0, P1\_DIR\_PU[6]=0), so that MISO will not output during invalid Chip Select, which is convenient for sharing SPI bus.
- (3). Optionally, set the preset data register (SPI0\_S\_PRE) in SPI slave mode, to be automatically loaded into the buffer for the first time after Chip Select for external output. After 8 serial clocks, that is, the first byte of data transmission and exchange is completed, CH552 obtains the first byte of data (possibly command code) sent by the external SPI host, and the external SPI host obtains the preset data (possibly the status value) in SPI0\_S\_PRE through exchange. The bit7 in SPI0\_S\_PRE is automatically loaded into the MISO pins during the low level period of SCK after the SPI Chip Select is effective. For SPI mode0, if the bit7 in SPI0\_S\_PRE is preset by CH552, the external SPI host obtains the preset value of bit7 in SPI0\_S\_PRE by inquiring the MISO pins when the SPI Chip Select is effective but there is no data transfer, thereby the value of bit7 in SPI0\_S\_PRE can be obtained only by the effective SPI Chip Select.

#### Data transmission:

Inquire S0\_IF\_BYTE or wait for interrupt. After each SPI data byte transfer, write to the SPI0\_DATA register, and write the data to be sent to FIFO. Or wait for S0\_FREE to be changed from 0 to 1, and the transmission of the next byte can be proceeded.

#### Data reception:

Inquire S0\_IF\_BYTE or wait for interrupt, and after each SPI data byte transfer, read the SPI0\_DATA register to obtain the received data from FIFO. Inquire S0\_R\_FIFO to know whether there are remaining bytes in FIFO.

## 15. Analog-to-digital Converter (ADC) and CMP (not applied to CH551)

### **15.1 ADC introduction**

CH552 provides an 8-bit analog-to-digital converter, including voltage comparator and ADC module. The converter has 4 analog signal input channels, which allows time-sharing acquisition, and supports analog input voltage that ranges from 0 to VCC.

### 15.2 ADC Register

Name	Address	Description	Reset value
ADC_CTRL	80h	ADC control register	x0h
ADC_CFG	9AH	ADC configuration register	00h
ADC_DATA	9Fh	ADC data register	xxh

Table 15.2.1 ADC related registers

#### ADC Control Register (ADC\_CTRL):

Bit	Name	Access	Description	Reset value
7	СМРО	RO	<ul><li>Result output bit of the voltage comparator</li><li>0: Voltage of the positive phase input is lower than that of the inverted input terminal.</li><li>1: Voltage of the positive phase input terminal is higher than that of the inverted input terminal</li></ul>	x
6	CMP_IF	RW	Voltage comparator result change flag 1: Voltage comparator results have changed. Directly write 0 to reset.	0
5	ADC_IF	RW	ADC conversion completed interrupt flag 1: One ADC conversion is completed. Directly write 0 to reset.	0
4	ADC_START	RW	ADC start control bit. Set 1 to start an ADC conversion. This bit is reset automatically after the ADC conversion is completed	0
3	CMP_CHAN	RW	Voltage comparator inverted input terminal selection:0: AIN1;1: AIN3	0
2	Reserved	RO	Reserved	0
1	ADC_CHAN1	RW	Voltage comparator positive phase input and ADC input channel selection high bit	0
0	ADC_CHAN0	RW	Voltage comparator positive phase input and ADC input channel selection low bit	0

Table 15 2 1 Volta	ge comparator (CMP)	nositive input a	nd ADC input channel tabl	le
1401C 15.2.1 Volta	ige comparator (CIVII)	positive input a	nu ADC input channel tabl	IC I

ADC_CHAN1	ADC_CHAN0	Voltage comparator positive input and ADC input channel selection
0	0	AIN0 (P1.1)

0	1	AIN1 (P1.4)
1	0	AIN2 (P1.5)
1	1	AIN3 (P3.2)

#### ADC Configuration Register (ADC\_CFG):

Bit	Name	Access	Description	Reset value
[7:4]	Reserved	RO	Reserved	0000Ь
			Power enable bit of ADC module	
3	ADC_EN	RW	0: ADC module power off, and enter the sleep state.	0
			1: ADC module power ON	
			Power control bit of voltage comparator	
2	CMP_EN	RW	0: Voltage comparator power OFF. Enter the sleep state.	0
			1: ON.	
1	Reserved	RO	Reserved	0
			ADC reference clock frequency selection bit, if the bit is	
0		RW	0, select the slow clock, and 384 Fosc cycles are required	0
0	ADC_CLK		for each ADC. If the bit is 1, select the fast clock, and 96	U
			Fosc cycles are required for each ADC	

#### ADC Data Register (ADC\_DATA):

Bit	Name	Access	Description	Reset value
[7:0]	ADC_DATA	RO	ADC sampling result data	xxh

### **15.3 ADC Function**

ADC sampling mode configuration procedure:

- (1). Set the ADC\_EN bit in ADC\_CFG register as 1, to enable ADC module, and set the bADC\_CLK to select frequency.
- (2). Set ADC\_CHAN1/0 in ADC\_CTRL register, to select the input channel.
- (3). Optional, reset interrupt flag ADC\_IF. Optional, if the interrupt mode is used, the interrupt needs to be enabled here.
- (4). Set ADC\_START in ADC\_CTRL register, to start an ADC conversion.
- (5). Wait for ADC\_START to be changed into 0, or ADC\_IF to be set to 1 (if reset to zero before), it indicates that the result data can be read through ADC\_DATA after ADC conversion. This data is the value of the input voltage relative to 255 equal parts of the VCC supply voltage, for example, if the result data is 47, it indicates that the input voltage is approximate to 47/255 of the VCC voltage. If the VCC supply voltage is also uncertain, another determined reference voltage value can be measured, and the measured input voltage value and the VCC supply voltage value can be calculated proportionally.
- (6). If ADC\_START is set again, start the next ADC conversion.

Voltage comparator mode configuration procedure:

- (1). Set the CMP\_EN bit in ADC\_CFG register as 1, to enable the voltage comparator module.
- (2). Set ADC\_CHAN1/0 and CMP\_CHAN in ADC\_CTRL register, to select the positive and inverted input channels.

(3). Optional, reset flag CMP\_IF.

(4). You can inquire the status of the CMPO bit at any time to obtain the results of the current comparator.(5). If the CMP\_IF is changed into 1, it indicates that the result of the comparator has changed.

For the above selected analog signal input channel, the GPIO pin where it's located must be set in either high-impedance input mode or open-drain output mode and in output 1 state (equivalent to high-impedance input),  $Pn_DIR_PU[x]=0$ , and it is recommended to turn off the pull-up resistor and pull-down resistor.

## 16. USB Controller

### **16.1 USB Controller Introduction**

CH552 is built-in with USB controller and USB transceiver, with the features as follows:

(1). Support USB Device function, support USB 2.0 full-speed (12Mbps) and low-speed (1.5Mbps) traffic;

(2). Support USB control transfer, bulk transfer, interrupt transfer, and synchronous/simultaneous transfer;

(3). Support data packet of up to 64 bytes, built-in FIFO, support interrupts and DMA.

The USB related registers of CH552 are divided into 2 parts: USB global registers and USB endpoint registers.

### 16.2 Global Register

Table 16.2.1 USB global registers (those marked in grey are controlled by bUC\_RESET\_SIE reset)

Name	Address	Description	Reset value
USB_C_CTRL	91h	USB type-C configuration channel control register	0000 0000b
USB_INT_FG	D8h	USB interrupt flag register	0010 0000b
USB_INT_ST	D9h	USB interrupt status register (read only)	00xx xxxxb
USB_MIS_ST	DAh	USB miscellaneous status register (read only)	xx10 1000b
USB_RX_LEN	DBh	USB reception length register (read only)	0xxx xxxxb
USB_INT_EN	E1h	USB interrupt enable register	0000 0000b
USB_CTRL	E2h	USB control register	0000 0110b
USB_DEV_AD	E3h	USB device address register	0000 0000b

USB Type-C Configuration Channel Control Register (USB\_C\_CTRL): (not applied to CH551)

Bit	Name	Access	Description	Reset value
7	bVBUS2_PD_EN	RW	<ol> <li>1: Internal 10K pull-down resistor of VBUS2 pin enabled.</li> <li>0: Disabled.</li> </ol>	0
6	bUCC2_PD_EN	RW	<ol> <li>1: Internal 5.1K pull-down resistor of UCC2 pin enabled.</li> <li>0: Disabled.</li> </ol>	0
5	bUCC2_PU1_EN	RW	High bit of the internal pull-up resistor control selection of UCC2 pin	0
4	bUCC2_PU0_EN	RW	Low bit of the internal pull-up resistor control selection of UCC2 pin	0
3	bVBUS1_PD_EN	RW	<ol> <li>1: Internal 10K pull-down resistor of VBUS1 pin enabled.</li> <li>0: Disabled.</li> </ol>	0
2	bUCC1_PD_EN	RW	<ol> <li>1: Internal 5.1K pull-down resistor of UCC1 pin enabled.</li> <li>0: Disabled.</li> </ol>	0
1	bUCC1_PU1_EN	RW	High bit of the internal pull-up resistor control selection of	0

			UCC1 pin	
0 bUCC1 PU0 EN	RW	Low bit of the internal pull-up resistor control selection of	0	
0		IX VV	UCC1 pin	0

The pull-up resistor inside the UCCn pin is selected by bUCCn\_PU1\_EN and bUCCn\_PU0\_EN.

bUCCn_PU1_EN	bUCCn_PU0_EN	Select the pull-up resistor inside the UCCn pin
0	0	Internal pull-up resistor disabled
0	1	Internal 56K $\Omega$ pull-up resistor enabled. Default USB current provided.
1	0	Internal $22K\Omega$ pull-up resistor enabled. 1.5A current provided.
1	1	Internal 10K $\Omega$ pull-up resistor enabled. 3A current provided.

The above mentioned USB type-C pull-up resistor and pull-down resistor are independent from the Pn\_DIR\_PU port direction control and the port pull-up resistor controlled by the pull-up enable register, when a pin is used for USB type-C, the corresponding port pull-up resistor of the pin should be forbidden. It's recommended to enable the high impedance input mode of the pin (to avoid low level or high level output by the pin).

For detailed control and input detection of USB type-C configuration channels, please refer to USB type-C application description and routines.

Bit	Name	Access	Description	Reset value
7	U_IS_NAK	RO	<ol> <li>1: NAK busy response is received during current USB transmission.</li> <li>0: Non-NAK response is received</li> </ol>	0
6	U_TOG_OK	RO	Current USB transmission DATA0/1 synchronization flag match state 1: Synchronous, and the data is valid. 0: Asynchronous, and the data may be invalid	0
5	U_SIE_FREE	RO	Free status bit of USB protocol processor 0: Busy, and USB transmission is in progress. 1: Free.	1
4	UIF_FIFO_OV	RW	<ul><li>USB FIFO overflow interrupt flag bit</li><li>1: FIFO overflow interrupt.</li><li>0: No interrupt.</li><li>Directly write 0 to reset, or write 1 to the corresponding bit in the register to reset.</li></ul>	0
3	Reserved	RO	Reserved	0
2	UIF_SUSPEND	RW	USB bus suspend or wakeup event interrupt flag bit 1:Interrupt triggered by USB suspend or wakeup event. 0: No interrupt. Directly write 0 to reset, or write 1 to the corresponding bit in the register to reset.	0
1	UIF_TRANSFER	RW	USB transfer completed interrupt flag bit	0

### USB Interrupt Flag Register (USB\_INT\_FG):

			1: Interrupt triggered by a USB transfer completion.	
			0: No interrupt.	
			Directly write 0 to reset, or write 1 to the corresponding	
			bit in the register to reset.	
			USB bus reset event interrupt flag bit	
	LUE DUC DOT	DW	1: Interrupt triggered by the USB bus reset event.	0
0	UIF_BUS_RST	RW	0: No interrupt. Directly write 0 to reset, or write 1 to the	0
			corresponding bit in the register to reset.	

#### USB Interrupt State Register (USB\_INT\_ST):

Bit	Name	Access	Description	Reset value
			If the bit is 1, it indicates that NAK busy response is	
7	bUIS_IS_NAK	RO	received during current USB transmission. The same as	0
			U_IS_NAK	
			Current USB transmission DATA0/1 synchronization	
6	buis tog ok	RO	flag matching state, if the bit is 1, it indicates	0
0	0015_100_0K	KU	synchronization. If the bit is 0, it indicates desynchrony.	0
			The same as U_TOG_OK	
5	bUIS TOKEN1	RO	The token PID high bit of the current USB transfer	V
3	DUIS_IUKEINI	KÜ	transaction	Х
4	LUS TOKENO	DO	The token PID low bit of the current USB transfer	
4	bUIS_TOKEN0	RO	transaction	Х
[2,0]	MACK LUC ENDD	DO	Endpoint No. of the current USB transfer transaction,	1
[3:0]	MASK_UIS_ENDP	RO	0000: Endpoint 0;; 1111: Endpoint 15	xxxxb

BUIS\_TOKEN1 and bUIS\_TOKEN0 constitute MASK\_UIS\_TOKEN, which is used to identify the token PID of the current USB transmission service: 00 represents OUT package; 01 represents SOF package; 10 represents IN package; 11 represents SETUP package.

USB Miscellaneous State Register (USB\_MIS\_ST):

Bit	Name	Access	Description	Reset value
[7:6]	Reserved	RO	Reserved	xxb
			Idle status bit of USB protocol processor	
5	bUMS_SIE_FREE	RO	0: Busy, USB transfer is in progress.	1
			1: Idle. The same as U_SIE_FREE	
			USB receive FIFO data ready status bit	
4	bUMS_R_FIFO_RDY	RO	0: Receive FIFO empty.	0
			1: Receive FIFO not empty.	
			USB bus reset status bit	
3	bUMS_BUS_RESET	RO	0: No USB bus reset at present.	1
			1: USB bus reset is in progress	
			USB suspend status bit	
2	LUMS SUSDEND	PO	0: There is USB activity at present.	0
	bUMS_SUSPEND	RO	1: There has been no USB activity for some time,	0
			request to be suspended.	



Ï	[1:0]	Reserved	RO	Reserved	00b

### USB Receive Length Register (USB\_RX\_LEN):

Bit	Name	Access	Description	Reset value
[7:0]	bUSB_RX_LEN	RO	The number of bytes of the data received by the current USB endpoint	xxh

### USB Interrupt Enable Register (USB\_INT\_EN):

Bit	Name	Access	Description	Reset value
7	bUIE_DEV_SOF	RW	<ol> <li>Receive SOF packet interrupt enabled.</li> <li>Disabled.</li> </ol>	0
6	bUIE_DEV_NAK	RW	1: Receive NAK interrupt enabled. 0: Disabled.	0
5	Reserved	RO	Reserved	0
4	bUIE_FIFO_OV	RW	<ol> <li>1: FIFO overflow interrupt enabled.</li> <li>0: Disabled.</li> </ol>	0
3	Reserved	RO	Reserved	0
2	bUIE_SUSPEND	RW	<ol> <li>USB bus suspend/wakeup event interrupt enabled.</li> <li>Disabled.</li> </ol>	0
1	bUIE_TRANSFER	RW	<ol> <li>USB transfer completed interrupt enabled.</li> <li>0: Disabled.</li> </ol>	0
0	bUIE_BUS_RST	RW	<ol> <li>USB bus reset event interrupt enabled.</li> <li>0: Disabled.</li> </ol>	0

#### USB Control Register (USB\_CTRL):

Bit	Name	Access	Description	Reset
Bit		1100055	Description	value
7	Reserved	RO	Reserved	0
			USB bus signal transfer rate selection bit	
6	bUC_LOW_SPEED	RW	0: Full speed, 12Mbps.	0
			1: Low speed, 1.5Mbps	
			USB device enable and internal pull-up resistor control bit.	
5	bUC_DEV_PU_EN	RW	1: USB device transfer enabled and the internal pull-up	0
			resistor enabled.	
5	bUC_SYS_CTRL1	RW	USB system control high bit	0
4	bUC_SYS_CTRL0	RW	USB system control low bit	0
			Auto pause enable bit before the USB transfer	
			completed interrupt flag is not reset.	
3	bUC_INT_BUSY	RW	1: It automatically pauses and responds to busy NAK	0
			before the UIF_TRANSFER interrupt flag is reset.	
			0: Not pause	
2	bUC_RESET_SIE	RW	USB protocol processor software reset control bit	1

			1: Forcefully reset the USB protocol processor and most	
			of the USB control registers, requires software to reset.	
1	bUC CLR ALL	RW	1: Empty USB interrupt flag and FIFO, requires	1
			software to reset	
0	LUC DMA EN	DW	1: USB DMA and DMA interrupt enabled.	0
0	bUC_DMA_EN	RW	0: Disabled.	0

#### $bUC\_SYS\_CTRL1$ and $bUC\_SYS\_CTRL0$ constitute the USB system control combination:

bUC_SYS_CTRL1	bUC_SYS_CTRL0	USB system control description
0	0	Disable USB device function, turn off internal pull-up resistor
0	1	Enable USB device function, turn off internal pull-up, and
0	1	external pull-up is required.
		Enable USB device function, turn on internal $1.5 \text{K}\Omega$ pull-up
1	X	resistor
	Λ	This pull-up resistor is prior to the pull-down resistor, which
		also can be used in GPIO mode

### USB Device Address Register (USB\_DEV\_AD):

Bit	Name	Access	Description	Reset value
7	bUDA_GP_BIT	RW	USB general purpose flag bit. User-defind. Reset and set by software	0
[6:0]	MASK_USB_ADDR	RW	Address of the USB device	00h

### 16.3 Endpoint Register

CH552 provides 5 sets of bidirectional endpoints, including endpoint0, endpoint1, endpoint2, endpoint3 and endpoint4. The maximum data packet length of all endpoints is 64 bytes.

Endpoint0 is the default endpoint and supports control transfer. The transmission endpoint and the reception endpoint share a 64-byte data buffer area.

Endpoint1, endpoint2, endpoint3 each includes a transmission endpoint IN and a reception endpoint OUT. The transmission endpoint and the reception endpoint each has a separate 64 bytes or double 64 bytes data buffer respectively, supporting control transfer, bulk transfer, interrupt transfer, and simultaneous/synchronous transfer.

Endpoint4 each includes a transmission endpoint IN and a reception endpoint OUT. The transmission endpoint and reception endpoint each has a separate 64 bytes data buffer respectively, supporting control transfer, bulk transfer, interrupt transfer, and simultaneous/synchronous transfer.

Each group of endpoints has a control register (UEPn\_CTRL) and a transmission length register UEPn\_T\_LEN(n=0/1/2/3/4), which are used to set the synchronization trigger bit of endpoint, the response to OUT transactions and IN transactions and the length of data to be sent.

As the necessary USB bus pull-up resistor of USB device, it can be set whether to be enabled by the software at any time. When bUC\_DEV\_PU\_EN in the USB control register USB\_CTRL is set to 1, CH552 will internally connect the pull-up resistor with the DP pin or DM pin of the USB bus based on

bUD\_LOW\_SPEED and enable the USB device function.

When a USB bus reset, USB bus suspended or wake-up event is detected, or when the USB successfully processes data transmission or reception, the USB protocol processor will set corresponding interrupt flag and generate an interrupt request. The application program can directly query, or query and analyze the interrupt flag register USB INT FG in the USB interrupt service program, and perform corresponding processing according to UIF BUS RST and UIF SUSPEND. In addition, if UIF TRANSFER is valid, it is required to continue to analyze the USB interrupt state register USB INT ST, and perform the corresponding processing according to the current endpoint number MASK UIS ENDP and the current transaction token PID identifier MASK UIS TOKEN. If the synchronization trigger bit bUEP R TOG of OUT transaction of each endpoint is set in advance, you can judge whether the synchronization trigger bit of the data packet received matches the synchronization trigger bit of the endpoint through U TOG OK or bUIS TOG OK. If the data is synchronized, the data is valid. If the data is not synchronized, the data should be discarded. After the USB transmit or receive interrupt is processed each time, the synchronization trigger bit of corresponding endpoint should be modified correctly to synchronize the data packet sent next time and detect whether the data packet received next time is synchronized. In addition, bUEP AUTO TOG can be set to automatically flip the corresponding synchronization trigger bit after successful transmission oe reception.

The data to be transmissted by each endpoint is in their own buffer, and the length of the data to betransmitted is independently set in UEPn\_T\_LEN. The data received by each endpoint is in their own buffer, but the length of the data received is in the USB receive length register USB\_RX\_LEN, and it can be distinguished according to the current endpoint number when the USB is receiving an interrupt.

Name	Address	Description	Reset value
UDEV_CTRL	D1h	USB device physical port control register	10xx 0000b
UEP1_CTRL	D2h	Endpoint1 control register	0000 0000b
UEP1_T_LEN	D3h	Endpoint1 transmisson length register	0xxx xxxxb
UEP2_CTRL	D4h	Endpoint2 control register	0000 0000Ь
UEP2_T_LEN	D5h	Endpoint2 transmission length register	0000 0000b
UEP3_CTRL	D6h	Endpoint3 control register	0000 0000b
UEP3_T_LEN	D7h	Endpoint3 transmissionlength register	0xxx xxxxb
UEP0_CTRL	DCh	Endpoint0 control register	0000 0000b
UEP0_T_LEN	DDh	Endpoint0 transmission length register	0xxx xxxxb
UEP4_CTRL	DEh	Endpoint4 control register	0000 0000b
UEP4_T_LEN	DFh	Endpoint4 transmission length register	0xxx xxxxb
UEP4_1_MOD	EAh	Endpoint1, endpoint4 mode control register	0000 0000b
UEP2_3_MOD	EBh	Endpoint2, endpoint3 mode control register	0000 0000b
UEP0_DMA_H	EDh	Endpoint0 and endpoint4 buffer start address high byte	0000 00xxb
UEP0_DMA_L	ECh	Endpoint0 and endpoint4 buffer start address low byte	xxxx xxxxb
UEP0_DMA	ECh	UEP0_DMA_L and UEP0_DMA_H constitute a 16-bit SFR	0xxxh
UEP1_DMA_H	EFh	Endpoint1 buffer start address high byte	0000 00xxb
UEP1_DMA_L	EEh	Endpoint1 buffer start address low byte	xxxx xxxxb
UEP1_DMA	EEh	UEP1_DMA_L and UEP1_DMA_H constitute a 16-bit SFR	0xxxh

Table 16.3.1 List of USB Device Endpoint Related Registers (those marked in grey are controlled by
RB UC RESET SIE reset)

UEP2_DMA_H	E5h	Endpoint2 buffer start address high byte	0000 00xxb
UEP2_DMA_L	E4h	Endpoint2 buffer start address low byte	xxxx xxxxb
UEP2_DMA	E4h	UEP2_DMA_L and UEP2_DMA_H constitute a 16-bit SFR	0xxxh
UEP3_DMA_H	E7h	Endpoint3 buffer start address high byte	0000 00xxb
UEP3_DMA_L	E6h	Endpoint3 buffer start address low byte	xxxx xxxxb
UEP3_DMA	E6h	UEP3_DMA_L and UEP3_DMA_H constitute a 16-bit SFR	0xxxh

#### USB Device Physical Port Control Register (UDEV\_CTRL), controlled by bUC\_RESET\_SIE reset:

Bit	Name	Access	Description	Reset value
7	bUD_PD_DIS	RW	USB device port UDP/UDM pin internal pull-down resistor disable bit 1: The internal pull-down resistor disabled. 0: The internal pull-down resistor enabled. This bit is not controlled by bUSB_IO_EN, and it also can be used in GPIO mode to provide a pull-down resistor.	1
6	Reserved	RO	Reserved	0
5	bUD_DP_PIN	RO	Current UDP pin status 0: Low level; 1: High level	х
4	bUD_DM_PIN	RO	Current UDM pin status 0: Low level; 1: High level	X
3	Reserved	RO	Reserved	0
2	bUD_LOW_SPEED	RW	USB device physical port low speed mode enable bit 1: Low-speed, 1.5Mbps; 0: Full-speed, 12Mbps.	0
1	bUD_GP_BIT	RW	Device general purpose flag bit User-defined. Reset and set by software.	0
0	bUD_PORT_EN	RW	USB device physical port enable bit 1: Physical port enabled. 0: Physical port disabled.	0

### Endpoint n control register (UEPn\_CTRL):

Bit	Name	Access	Description	Reset value
			Synchronization trigger bit expected by the receiver of	
7	bUEP_R_TOG	RW	USB endpoint n (handle SETUP/OUT services).	0
			0: Expect DATA0; 1: Expect DATA1.	
			Synchronization trigger bit prepared by the transmitter	
6	bUEP_T_TOG	RW	of USB endpoint n (handle IN services).	0
			0: Transmit DATA0; 1: Transmit DATA1.	
5	Reserved	RO	Reserved	0
			Synchronization trigger bit auto toggle enable control bit	
			1: Auto toggle the corresponding synchronization	
4	bUEP_AUTO_TOG	RW	trigger bit after sucessful transmission or reception.	0
			0: Not auto toggle, but manual switch is allowed. Only	
			support endpoint1/2/3.	
3	bUEP_R_RES1	RW	Response control high bit from the receiver of endpoint	0

			n to SETUP/OUT transactions			
2	LUED D DESA	RW	Response control low bit from the receiver of endpoint	0		
2	2 bUEP_R_RES0 RW		UUEP_K_KESU KW		n to SETUP/OUT transactions	0
	bUEP T RES1	RW	Response control high bit from the transmitter of	0		
1	DUEP_I_KESI	K VV	endpoint n to IN transactions	0		
0	LUED T DESO	DW	Response control low bit from the transmitter of	0		
0 00	bUEP_T_RES0 RW	endpoint n to IN transactions	0			

MASK\_UEP\_R\_RES, consisting of bUEP\_R\_RES1 and bUEP\_R\_RES0, is used to control the response of the receiver of endpoint n to the SETUP/OUT services: 00 represents reply ACK or ready. 01 represents timeout/no response, which is used to realize real-time/synchronous transmission of non-endpoint0. 10 represents reply NAK or busy. 11 represents reply STALL or error.

MASK\_UEP\_T\_RES, consisting of bUEP\_T\_RES1 and bUEP\_T\_RES0, is used to control the response of the transmitter of endpoint n to the IN services: 00 represents reply DATA0/DATA1 or data ready or expected ACK. 01 represents reply DATA0/DATA1 and expected no response, which is used to realize real-time/synchronous transmission of non-endpoint0. 10 represents reply NAK or busy. 11 represents reply STALL or error.

### Endpoint n transmission length register (UEPn\_T\_LEN):

Bit	Name	Access	Description	Reset value
[7.0]	bUEPn_T_LEN	DW	Set the number of data bytes that USB endpointn $(n=0/1/3/4)$ is ready to send	xxh
[7:0]	[7:0] bUEP2_T_LEN	RW	Set the number of data bytes that USB endpoint2 is ready to send	00h

### USB endpoint1, endpoint4 mode control register (UEP4\_1\_MOD):

Bit	Name	Access	Description	Reset value	
7	bUEP1 RX EN	RW	0: Endpoint1 reception disabled;	0	
,		1000	1: Endpoint1 reception enabled (OUT).	Ŭ	
6	bUEP1 TX EN	RW	0: Endpoint1 transmission disabled;	0	
0 DUEPI_IX_EN	ις vv	1: Endpoint1 transmission enabled (IN).	0		
5	Reserved	RO	Reserved	0	
4	bUEP1_BUF_MOD	RW	Endpoint 1 data buffer mode control bit	0	
3	LUEDA DV EN	RO	0: Endpoint4 reception disabled;	0	
3	bUEP4_RX_EN	ĸŬ	1: Endpoint4 reception enabled (OUT).	0	
2	2 bUEP4_TX_EN	RW	0: Endpoint4 transmission disabled;	0	
Z		DUEP4_IA_EN	UUEr4_IA_EN	ĸw	1: Endpoint4 transmission enabled (IN).
[1:0]	Reserved	RO	Reserved	00b	

The data buffer modes of USB endpoint0 and endpoint4 are controlled by a combination of bUEP4\_RX\_EN and bUEP4\_TX\_EN, refer to the following table.

Table 16.3.2 Endpoint0 and endpoint4 buffer modes

bUEP4_RX_EN	bUEP4_TX_EN	Structure description: arrange from low to high with UEP0 DMA as the start address
0	0	Endpoint0 single 64-byte receive/transmit shared buffers (IN and OUT)
1	0	Endpoint0 single 64-byte receive/transmit shared buffers. Endpoint4 single 64-byte receive buffer (OUT)
0	1	Endpoint0 single 64-byte receive/transmit shared buffers. Endpoint4 single 64-byte transmit buffer (IN)
1	1	Endpoint0 single 64-byte receive/transmit shared buffers. Endpoint4 single 64-byte receive buffer (OUT). Endpoint4 single 64-byte transmit buffer (IN). All 192 bytes are arranged as follows: UEP0_DMA+0 address: endpoint0 receive/transmit; UEP0_DMA+64 address: endpoint4 receive; UEP0_DMA+128: endpoint4 transmit

#### USB endpoint2, endpoint3 mode control register (UEP2\_3\_MOD):

Bit	Name	Access	Description	Reset value
7	bUEP3_RX_EN	RW	0: Endpoint3 reception disabled;	0
6	bUEP3_TX_EN	RW	<ol> <li>1: Endpoint3 reception enabled (OUT).</li> <li>0: Endpoint3 transmission disabled;</li> <li>1: Endpoint2 transmission enabled (DD)</li> </ol>	0
5	Reserved	RO	1: Endpoint3 transmission enabled (IN). Reserved	0
4	bUEP3_BUF_MOD	RW	Endpoint3 data buffer mode control bit	0
3	bUEP2_RX_EN	RO	0: Endpoint2 reception disabled; 1: Endpoint2 reception enabled (OUT).	0
2	bUEP2_TX_EN	RW	0: Endpoint2 transmission disabled; 1: Endpoint2 transmission enabled (IN).	0
1	Reserved	RO	Reserved	0
0	bUEP2_BUF_MOD	RW	Endpoint2 data buffer mode contro bit	0

The data buffer modes of USB endpoint1, endpoint2 and endpoint3 are controlled by a combination of  $bUEPn_RX_EN$ ,  $bUEPn_TX_EN$  and  $bUEPn_BUF_MOD(n=1/2/3)$  respectively, refer to the following table. In the double-64 byte buffer mode, the first 64-byte buffer will be selected based on  $bUEP_*_TOG=0$  and the last 64-byte buffer will be selected based on  $bUEP_*_TOG=1$  during USB data transmission to realize automatic switch.

bUEPn_RX_EN	bUEPn_TX_EN	bUEPn_BUF_MOD	Structure description: arrange from low to high with UEPn DMA as the start address
			with OEPH_DIVIA as the start address
0	0	V	Endpoint is disabled, and the UEPn_DMA buffer
0	0 0	Х	is not used
1	0	0	Single-64-byte receive buffer (OUT)
1	0	1	Double 64-byte receive buffer, selected by
	0	1	bUEP_R_TOG.
0	1	0	Single-64-byte transmit buffer (IN)
0	1	1	Double-64-byte transmit buffer, selected by

Table 16.3.3 Endpointn (n=1/2/3) buffer modes

			bUEP_T_TOG.	
1	1	0	Single-64-byte receive buffer (OUT). Single	
1	I	0	64-byte transmit buffer (IN)	
			Double-64-byte receive buffer, selected by	
			bUEP_R_TOG. Double 64-byte transmit buffer,	
			selected by bUEP_T_TOG.	
	1		All 256 bytes are arranged as follows:	
		1		UEPn_DMA+0 address: endpoint reception when
1			1	1
1	1	1	UEPn_DMA+64 address: endpoint reception	
			when bUEP_R_TOG=1;	
			UEPn_DMA+128 address: endpoint transmission	
			when bUEP_T_TOG=0;	
			UEPn_DMA+192 address: endpoint transmission	
			when bUEP_T_TOG=1	

USB endpointn (n=0/1/2/3) buffer start address (UEPn\_DMA):

Bit	Name	Access	Description	Reset value
[7:0]	UEPn_DMA_H	RW	Endpointn buffer start address high byte, only the lower 2 bits are valid, and the higher 6 bits are fixed to be 0	0xh
[7:0]	UEPn_DMA_L	RW	Endpointn buffer start address low byte	xxh

Note: the length of the buffer that receives data >= min (maximum data packet length possibly received + 2 bytes, 64 bytes)

## 17. Touch-Key

### **17.1 Touch-Key Introduction**

CH552 provides capacitance detection module and related timer. It has 6 input channels and supports capacitance range of 5pF~150pF. Self-capacitance mode can support up to 6 touch keys, while mutual capacitance mode can support up to 15 touch keys.

### 17.2 Touch-Key Register

Table 17.2.1 Touch-Key related regist	ers
---------------------------------------	-----

Name	Address	Description	Reset value
TKEY_CTRL	C3h	Touch-Key control register	x0h
TKEY_DATH	C5h	Touch-Key data high byte (read only)	00h
TKEY_DATL	C4h	Touch-Key data low byte (read only)	xxh
TKEY_DAT	C4h	TKEY_DATL and KEY_DATH constitute a 16-bit SFR	00xxh

### Touch-Key Control Register (TKEY\_CTRL):

Bit	Name	Access	Description	
7	bTKC_IF	RO	Timing interrupt flag. If bTKD_CHG=0, it will automatically set to 1 and request interrupt at the end of the current timing cycle, and it is automatically reset at the end of the preparation stage, or reset by writing to TKEY_CTRL. If bTKD_CHG=1, it is automatically reset and does not request for interrupt, skip the current cyle, and then re-prepare and detect in the next cycle, and automatically set to 1 and request for interrupt at the end of the next cycle	
[6:5]	Reserved	RO	Reserved	00b
4	bTKC_2MS	RW	Cycle selection of capacitance detection timer0: 1mS;1: 2 mS.RWThe first 87uS of each cycle is for preparation, and the remaining time is for detection.The above time is based on the time when Fosc=24MHz	
3	Reserved	RO	Reserved	0
2	bTKC_CHAN2	RW	Touch key capacitance detection input selection high bit	
1	bTKC_CHAN1	RW	Touch key capacitance detection input selection median bit	0
0	bTKC_CHAN0	RW	Touch key capacitance detection input selection low bit	0

The input channel of touch key capacitance detection is selected by bTKC\_CHAN2~bTKC\_CHAN0.

bTKC_CHAN2	bTKC_CHAN1	bTKC_CHAN0	Select touch key capacitance detection input channel
0	0	0	Turn off the power of capacitance detection module,

			Only used for independent timing interrupts with
			cycles of 1mS or 2mS
0	0	1	TIN0 (P1.0)
0	1	0	TIN1 (P1.1)
0	1	1	TIN2 (P1.4)
1	0	0	TIN3 (P1.5)
1	0	1	TIN4 (P1.6)
1	1	0	TIN5 (P1.7)
1	1	1	Turn on the power of capacitance detection module
1	1	1	without connecting any channel

#### Touch-Key Data Register (TKEY\_DAT):

Bit	Name	Access	Description	Reset value
7	bTKD_CHG TKEY_DATH[7]	RO	Touch-Key control change flag1: TKEY_CTRL is rewritten during capacitance detection, which may result in invalid TKEY_DAT data, andRObTKC_IF is not set at the end of the current cycle. The bit is automatically reset at the end of the preparation stage of each timing cycle, and the bit should be disabled to obtain the data	
6	Reserved	RO	Reserved	0
[5:0]	TKEY_DATH	RO	Touch-Key data high byte. Automatically reset at the end of the preparation stage of each timing cycle. Automatically count in the capacitance detection stage. Keep the data unchanged in the preparation stage to read the timing interrupt program	00h
[7:0]	TKEY_DATL	RO	Touch-Key data low byte. Automatically reset at the end of the preparation stage of each timing cycle. Automatically count in the capacitance detection stage. Keep the data unchanged in the preparation stage to read the timing interrupt program	xxh

### **17.3 Touch-Key Function**

Capacitance detection steps:

- (1). Set bTKC\_2MS and bTKC\_CHAN2 ~ bTKC\_CHAN0 in the TKEY\_CTRL register, select the cycle and input channel. For the selected input channel, the GPIO pin where it's located must be set in either high-impedance input mode or open-drain output mode and in output 1 state (equivalent to high-impedance input), Pn\_DIR\_PU[x]=0.
- (2). Reset bTKC\_IF and turn on interrupt IE\_TKEY to wait for timing interrupt, or enter the interrupt program by actively querying bTKC\_IF.
- (3). Upon the completion of the capacitance detection of the current channel, bTKC\_IF request interrupt will be set automatically, meanwhile enter the preparation stage of the next cycle, and keep the TKEY\_DAT data unchanged about 87uS.

- (4). Enter the interrupt program, firstly read the capacitance data of the current channel from TKEY\_DAT, and shield the highest bit bTKD\_CHG. This data is the relative value which is inversely proportional to the capacitance. When the touch key is pressed, the data is smaller than that when the key is not pressed.
- (5). Set bTKC\_2MS and bTKC\_CHAN2 ~ bTKC\_CHAN0 in TKEY\_CTRL register, and select the next input channel. This write operation will automatically reset bTKC\_IF, and end the interrupt request.
- (6). The TKEY\_DAT data read in step (4) is compared with that saved before when there is no pressing of the key to determine whether there is capacitance change and whether any key is pressed.
- (7). Interrupt returns, and then turn to step (3) after the capacitance detection of the next channel is completed.

## 18. Parameters

### **18.1 Absolute Maximum Ratings**

Stresses at or above the absolute maximum ratings listed in the table below may cause permanent damage to the device.

Symbol	Parameter description	Min.	Max.	Unit
TA	Operating ambient temperature	-40	85	°C
TS	Storage ambient temperature	-55	125	°C
VCC	Supply voltage (VCC is connected to power, GND to ground)	-0.4	5.8	V
VIO	Voltage on other input/output pins except P3.6/P3.7	-0.4	VCC+0.4	V
VIOU	Voltage on P3.6/P3.7 input/output pins	-0.4	V33+0.4	V

### **18.2 Electrical Characteristics (5V)**

Test conditions: TA=25°C, VCC=5V, Fsys=6MHz

Symbol	Parameter d	escription	Min.	Тур.	Max.	Unit
VCC5	VCC pin supply voltage	V33 is only connected with an external capacitor	3.7	5	5.5	V
V33	Internal USB power reg	gulator output voltage	3.14	3.27	3.4	V
ICC24M5	Total supply current v	when Fsys=24MHz	8	11		mA
ICC6M5	Total supply current	when Fsys=6MHz	4	6		mA
ICC750K5	Total supply current v	when Fsys=750KHz	2	3		mA
ISLP5	Total supply curr	ent after sleep		0.1	0.2	mA
ISLP5L	VCC=V33=5V, an ext selected, bLDO3V3_0 Total supply curr		0.008	0.025	mA	
IADC5	ADC operation		200	800	uA	
ICMP5	Voltage comparator mod		100	500	uA	
ITKEY5	Touch key capacitance detection module working current			150	250	uA
VIL5	Input low lev	vel voltage	-0.4		1.2	V
VIH5	Input high le	vel voltage	2.4		VCC+0.4	V
VOL5	Low level output vo	ltage (I <sub>IL</sub> =12mA)			0.4	V
VOH5	High level output vo	oltage (I <sub>OH</sub> =8mA)	VCC-0.4			V
VOH5U	Output high level voltage for P3.6/P3.7 (I <sub>OH</sub> =8mA)		V33-0.4			V
IIN	The input current without pull-down resistor		-5	0	5	uA
IDN5	The input current with pull-down resistor		-35	-70	-140	uA
IUP5	The input current with pull-up resistor		35	70	140	uA
IUP5X	The input current with pu to hi	250	400	600	uA	
Vpot	Power on rese	et threshold	2.1	2.3	2.5	V

## 18.3 Electrical Characteristics (3.3V)

Test conditions: TA=25°C, VCC=V33=3.3V, Fsys=6MHz

Symbol	Para	ameter description	Min.	Тур.	Max.	Unit
VCC3	VCC pin supply	V33 is shorted to VCC, with USB ON	3.0	3.3	3.6	V
VCCS	voltage	V33 is shorted to VCC, with USB OFF	2.7	3.3	3.6	V
ICC16M3	Total supply	current when Fsys=16MHz	4	6		mA
ICC6M3	Total supply	current when Fsys=6MHz	2	4		mA
ICC750K3	Total supply of	current when Fsys=750KHz	1	2		mA
ISLP3	Total su	pply current after sleep		0.07	0.15	mA
ISLP3L		rrent when bLDO3V3_OFF=1 s off, after complete sleep		0.004	0.015	mA
IADC3	ADO	C operating current		150	500	uA
ICMP3	Voltage compar		70	300	uA	
ITKEY3	Touch key ca o		130	200	uA	
VIL3	Inpu	t low level voltage	-0.4		0.8	V
VIH3	Inpu	t high level voltage	1.9		VCC+0.4	V
VOL3	Output low	/ level voltage (I <sub>IL</sub> =8mA)			0.4	V
VOH3	Output high	n level voltage (I <sub>OH</sub> =5mA)	VCC-0.4			V
VOH3U	Output high level voltage for P3.6/P3.7 (I <sub>OH</sub> =8mA)		V33-0.4			V
IIN	The input curre	ent without pull-down resistor	-5	0	5	uA
IDN3	The input current with pull-down resistor		-15	-30	-60	uA
IUP3	The input cu	arrent with pull-up resistor	15	30	60	uA
IUP3X	The input curren	100	170	250	uA	
Vpot	Powe	er on reset threshold	2.1	2.3	2.5	V

### **18.4 Timing Parameters**

Test conditions: TA=25°C, VCC=5V or VCC=V33=3.3V, Fsys=6MHz

Symbol	Parameter description	Min.	Тур.	Max.	Unit
Fxt	External crystal frequency or XI input clock frequency	6	24	25	MHz
Fosc	When V33=3V ~ 3.6V, the internal clock frequency after calibration	23.52	24	24.48	MHz
Fosc28	When V33=2.8V~3V, the internal clock frequency after calibration	23.2	24	24.72	MHz
Fosc27	When V33=2.7V, the internal clock frequency after calibration	21	24	25	MHz
Fpll	PLL frequency after internal frequency muitiplication	24	96	100	MHz

Fusb4x	USB sampling clock frequency when using USB device function	47.04	48	48.96	MHz
	System clock frequency (VCC>=4.4V)	0.1	6	24	MHz
Fsys	System clock frequency (4.4V>VCC>=3.3V)	0.1	6	16	MHz
	System clock frequency (VCC<3.3V)	0.1	6	12	MHz
Tpor	Power on reset delay	9	11	15	mS
Trst	External input valid reset signal width	70			nS
Trdl	Thermal reset delay	30	45	60	uS
Twdc	Watchdog overflow/Timer calculation formula	65536 * ( 0	x100 - WDO	G_COUNT)	/ Fsys
Tusp	Automatically suspend time	4	5	6	mS
Twak	Time to wake up from sleep mode	1	2	10	uS

# **19. Package Information**

## 19.1 TSSOP20





## 19.2 QFN16-3\*3



19.3 SOP16-150mil





## 19.4 MSOP10





# 20. Revision History

Revision	Date	Description
V1.0	December 20, 2016	Initial release
V1 1	V1.1 September 12, 2017	Maximum system clock frequency adjusted to 24MHz. Section 8.2 and
V1.1	September 12, 2017	Section 18.4 updated
V1.2	December 16, 2017	Table of CH552/CH551 differences added in Chapter 1, and some header
v 1.2		forms modified
		Form of the CH552/1 difference table in Chapter 1 modified.
V1.3	March 20, 2018	Table 18.4 modified.
V 1.5		Typos corrected in Section 5.3: Stack Pointer (SP).
		Suggestions about Data Flash added in Section 6.2
V1.4	August 28, 2018	Fosc27 in Section 18.4 updated
V1.5	Lune 17, 2010	QFN16 package added. Chapter 3 and Chapter 4 updated.
V1.3	June 17, 2019	Chapter 19 about packages added.
		Note that USB pins are not connected to external resistors in series.
V1.6	January 05, 2022	Expression optimized: Directly write 0 to reset, or write 1 to the
		corresponding bit in the register to reset.
		New design with CH54X chip (supporting 12-bit ADC and 3.3V
V1.7	V1.7 May 11, 2023	programming). Note that the system frequency and FLASH programming
		are both related to the power supply voltage. Fine-tune the parameters.