## MJF122, MJF127

## Complementary Power Darlingtons

## For Isolated Package Applications

Designed for general-purpose amplifiers and switching applications, where the mounting surface of the device is required to be electrically isolated from the heatsink or chassis.

## Features

- Electrically Similar to the Popular TIP122 and TIP127
- $100 \mathrm{~V}_{\mathrm{CEO}(\mathrm{sus})}$
- 5.0 A Rated Collector Current
- No Isolating Washers Required
- Reduced System Cost
- High DC Current Gain - 2000 (Min) @ $\mathrm{I}_{\mathrm{C}}=3$ Adc
- UL Recognized, File \#E69369, to 3500 VRMS Isolation
- $\mathrm{Pb}-$ Free Packages are Available*


## MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Collector-Emitter Voltage | $\mathrm{V}_{\text {CEO }}$ | 100 | Vdc |
| Collector-Base Voltage | $\mathrm{V}_{\mathrm{CB}}$ | 100 | Vdc |
| Emitter-Base Voltage | $\mathrm{V}_{\mathrm{EB}}$ | 5 | Vdc |
| RMS Isolation Voltage (Note 1) $\left(\mathrm{t}=0.3 \mathrm{sec}, \mathrm{R} . \mathrm{H} . \leq 30 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$ <br> Per Figure 14 | $\mathrm{V}_{\text {ISOL }}$ | 4500 | $\mathrm{V}_{\text {RMS }}$ |
| $\begin{gathered} \hline \text { Collector Current - Continuous } \\ \text { Peak } \end{gathered}$ | $\mathrm{I}_{\mathrm{C}}$ | $\begin{aligned} & 5 \\ & 8 \end{aligned}$ | Adc |
| Base Current | $\mathrm{I}_{\mathrm{B}}$ | 0.12 | Adc |
| Total Power Dissipation (Note 2) @ $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ <br> Derate above $25^{\circ} \mathrm{C}$ | $\mathrm{P}_{\mathrm{D}}$ | $\begin{gathered} 30 \\ 0.24 \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ \mathrm{~W} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| Total Power Dissipation @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ Derate above $25^{\circ} \mathrm{C}$ | $P_{D}$ | $\begin{gathered} 2 \\ 0.016 \end{gathered}$ | W <br> W/ ${ }^{\circ} \mathrm{C}$ |
| Operating and Storage Junction Temperature Range | $\mathrm{T}_{\mathrm{J}}, \mathrm{T}_{\text {stg }}$ | $\begin{gathered} -65 \text { to } \\ +150 \end{gathered}$ | $\mathrm{I}_{C}$ |

THERMAL CHARACTERISTICS

| Characteristic | Symbol | Max | Unit |
| :--- | :---: | :---: | :---: |
| Thermal Resistance, Junction-to-Ambient | $\mathrm{R}_{\theta \mathrm{JA}}$ | 62.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance, Junction-to-Case <br> (Note 2) | $\mathrm{R}_{\theta \mathrm{JC}}$ | 4.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature for Soldering Purpose | $\mathrm{T}_{\mathrm{L}}$ | 260 | ${ }^{\circ} \mathrm{C}$ |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

1. Proper strike and creepage distance must be provided.
2. Measurement made with thermocouple contacting the bottom insulated mounting surface (in a location beneath the die), the device mounted on a heatsink with thermal grease and a mounting torque of $\geq 6$ in. Ibs.

## ON Semiconductor ${ }^{\text {® }}$

http://onsemi.com

## COMPLEMENTARY SILICON POWER DARLINGTONS

5.0 A, $100 \mathrm{~V}, 30 \mathrm{~W}$


ORDERING INFORMATION

| Device | Package | Shipping ${ }^{\dagger}$ |
| :--- | :---: | :---: |
| MJF122 | TO-220 | 50 Units / Rail |
| MJF122G | TO-220 <br> (Pb-Free) | 50 Units / Rail |
| MJF127 | TO-220 | 50 Units / Rail |
| MJF127G | TO-220 <br> (Pb-Free) | 50 Units / Rail |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

[^0]
## MJF122, MJF127

ELECTRICAL CHARACTERISTICS ( $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ unless otherwise noted)

| Characteristic | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| OFF CHARACTERISTICS |  |  |  |  |
| Collector-Emitter Sustaining Voltage (Note 3) $\left(\mathrm{I}_{\mathrm{C}}=100 \mathrm{mAdc}, \mathrm{I}_{\mathrm{B}}=0\right)$ | $\mathrm{V}_{\text {CEO(sus) }}$ | 100 | - | Vdc |
| Collector Cutoff Current $\left(\mathrm{V}_{\mathrm{CE}}=50 \mathrm{Vdc}, \mathrm{I}_{\mathrm{B}}=0\right)$ | I'Eeo | - | 10 | $\mu \mathrm{Adc}$ |
| Collector Cutoff Current $\left(V_{C B}=100 \mathrm{Vdc}, \mathrm{I}_{\mathrm{E}}=0\right)$ | $\mathrm{I}_{\text {cbo }}$ | - | 10 | $\mu \mathrm{Adc}$ |
| Emitter Cutoff Current ( $\left.\mathrm{V}_{\mathrm{BE}}=5 \mathrm{Vdc}, \mathrm{I} \mathrm{C}=0\right)$ | $\mathrm{I}_{\text {Ebo }}$ | - | 2 | mAdc |

ON CHARACTERISTICS (Note 3)

| $\begin{aligned} \text { DC Current Gain ( } \mathrm{I}_{\mathrm{C}} & \left.=0.5 \mathrm{Adc}, \mathrm{~V}_{\mathrm{CE}}=3 \mathrm{Vdc}\right) \\ \left(\mathrm{I}_{\mathrm{C}}\right. & \left.=3 \mathrm{Adc}, \mathrm{~V}_{\mathrm{CE}}=3 \mathrm{Vdc}\right) \end{aligned}$ | $\mathrm{h}_{\text {FE }}$ | $\begin{aligned} & 1000 \\ & 2000 \end{aligned}$ | - | - |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{r} \text { Collector-Emitter Saturation Voltage ( } \begin{array}{r} \left.\mathrm{I}_{\mathrm{C}}=3 \mathrm{Adc}, \mathrm{I}_{\mathrm{B}}=12 \mathrm{mAdc}\right) \\ \left(\mathrm{I}_{\mathrm{C}}=5 \mathrm{Adc}, \mathrm{I}_{\mathrm{B}}=20 \mathrm{mAdc}\right) \end{array} \end{array}$ | $\mathrm{V}_{\text {CE(sat) }}$ | - | $\begin{gathered} 2 \\ 3.5 \end{gathered}$ | Vdc |
| Base-Emitter On Voltage ( $\mathrm{I}_{\mathrm{C}}=3 \mathrm{Adc}, \mathrm{V}_{\mathrm{CE}}=3 \mathrm{Vdc}$ ) | $\mathrm{V}_{\text {BE(on) }}$ | - | 2.5 | Vdc |

DYNAMIC CHARACTERISTICS

| Small-Signal Current Gain ( $\left.\mathrm{I}_{\mathrm{C}}=3 \mathrm{Adc}, \mathrm{V}_{\mathrm{CE}}=4 \mathrm{Vdc}, \mathrm{f}=1 \mathrm{MHz}\right)$ | $\mathrm{h}_{\mathrm{fe}}$ | 4 | - | - |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Capacitance <br>  <br> $\left(\mathrm{V}_{\mathrm{CB}}=10 \mathrm{Vdc}, \mathrm{I}_{\mathrm{E}}=0, \mathrm{f}=0.1 \mathrm{MHz}\right)$ | MJF 127 | $\mathrm{C}_{\mathrm{ob}}$ | - | 300 | pF |

3. Pulse Test: Pulse Width $\leq 300 \mu \mathrm{~s}$, Duty Cycle $\leq 2 \%$.


$$
\begin{array}{ll}
\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{t}} \leq 10 \mathrm{~ns} & \text { FOR }_{t_{d}} \text { AND } \mathrm{t}_{\mathrm{r}}, \mathrm{D}_{1} \text { IS DISCONNECTED } \\
\text { DUTY CYCLE }=1 \% & \text { AND } V_{2}=0 \\
& \text { FOR NPN TEST CIRCUIT REVERSE ALL POLARITIES. }
\end{array}
$$

Figure 1. Switching Times Test Circuit


Figure 2. Typical Switching Times

## MJF122, MJF127



Figure 3. Maximum Power Derating


Figure 4. Thermal Response


There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate $I_{C}-V_{C E}$ limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on $\mathrm{T}_{\mathrm{J}(\mathrm{pk})}=150^{\circ} \mathrm{C} ; \mathrm{T}_{\mathrm{C}}$ is variable depending on conditions. Secondary breakdown pulse limits are valid for duty cycles to $10 \%$ provided $\mathrm{T}_{\mathrm{J}(\mathrm{pk})}$ $<150^{\circ} \mathrm{C} . \mathrm{T}_{\mathrm{J}(\mathrm{pk})}$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by secondary breakdown.

Figure 5. Maximum Forward Bias Safe Operating Area

## MJF122, MJF127



Figure 6. Typical Small-Signal Current Gain


Figure 7. Typical Capacitance


Figure 8. Typical DC Current Gain


Figure 9. Typical Collector Saturation Region

## MJF122, MJF127



Figure 10. Typical "On" Voltages


Figure 11. Typical Temperature Coefficients


Figure 12. Typical Collector Cut-Off Region

## MJF122, MJF127

NPN

## MJF122



PNP
MJF127


Figure 13. Darlington Schematic

## TEST CONDITIONS FOR ISOLATION TESTS*

FULLY ISOLATED PACKAGE


Figure 14. Mounting Position
*Measurement made between leads and heatsink with all leads shorted together.

MOUNTING INFORMATION


Figure 15. Typical Mounting Techniques*
Laboratory tests on a limited number of samples indicate, when using the screw and compression washer mounting technique, a screw torque of 6 to 8 in • Ibs is sufficient to provide maximum power dissipation capability. The compression washer helps to maintain a constant pressure on the package over time and during large temperature excursions.

Destructive laboratory tests show that using a hex head 4-40 screw, without washers, and applying a torque in excess of 20 in • Ibs will cause the plastic to crack around the mounting hole, resulting in a loss of isolation capability.

Additional tests on slotted 4-40 screws indicate that the screw slot fails between 15 to $20 \mathrm{in} \cdot \mathrm{lbs}$ without adversely affecting the package. However, in order to positively ensure the package integrity of the fully isolated device, ON Semiconductor does not recommend exceeding $10 \mathrm{in} \cdot \mathrm{lbs}$ of mounting torque under any mounting conditions.
** For more information about mounting power semiconductors see Application Note AN1040.

## MJF122, MJF127

## PACKAGE DIMENSIONS

TO-220
CASE 221D-03
ISSUE J

NOTES:
. DIMENSIONING AND TOLERANCING PER ANS Y14.5M, 1982.
LING DIMENSION: INCH
3. 221D-01 THRU 221D-02 OBSOLETE, NEW
STANDARD 221D-03.

|  | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 0.617 | 0.635 | 15.67 | 16.12 |  |  |
| B | 0.392 | 0.419 | 9.96 | 10.63 |  |  |
| C | 0.177 | 0.193 | 4.50 | 4.90 |  |  |
| D | 0.024 | 0.039 | 0.60 | 1.00 |  |  |
| F | 0.116 | 0.129 | 2.95 |  |  |  |
| G | 0.100 |  | BSC | 2.54 |  | BSC |
| H | 0.118 |  | 0.135 | 3.00 |  | 3.43 |
| J | 0.018 | 0.025 | 0.45 |  |  |  |
| K | 0.503 | 0.63 |  |  |  |  |
| L | 0.048 | 0.541 | 12.78 | 13.73 |  |  |
| N | 0.200 |  | BSC | 1.23 |  | 1.47 |
| Q | 0.122 | 0.138 | 3.10 | 3 BSC |  |  |
| R | 0.099 | 0.117 | 2.51 |  |  |  |
| S | 0.092 | 0.113 | 2.96 |  |  |  |
| U | 0.239 | 0.271 | 2.87 |  |  |  |

STYLE 2:
PIN 1. BASE 2. COLLECTOR 3. EMITTER

ON Semiconductor and 01 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support: Phone: 421337902910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your loca Sales Representative


[^0]:    *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

