# **Power MOSFET**

# -30 V, -3.5 A, Single P-Channel, SOT-23

#### **Features**

- Low R<sub>DS(on)</sub> at Low Gate Voltage
- Low Threshold Voltage
- High Power and Current Handling Capability
- This is a Pb–Free Device

#### **Applications**

- · Load Switch
- Optimized for Battery and Load Management Applications in Portable Equipment like Cell Phones, PDA's, Media Players, etc.

Parame	Symbol	Value	Unit			
Drain-to-Source Voltage			V <sub>DSS</sub>	-30	V	
Gate-to-Source Voltage	Gate-to-Source Voltage				V	
Continuous Drain	Steady	$T_A = 25^{\circ}C$		-2.2		
Current (Note 1)	State	$T_A = 85^{\circ}C$	I <sub>D</sub>	-1.5	А	
	t ≤ 5 s	$T_A = 25^{\circ}C$		-3.5		
Power Dissipation	Steady State	T <sub>A</sub> = 25°C	PD	0.48	w	
(Note 1)						
	t ≤ 5 s			1.25		
Pulsed Drain Current	I <sub>DM</sub>	-15.0	А			
Operating Junction and S	T <sub>J</sub> ,	-55 to	°C			
	T <sub>stg</sub>	150	-			
Source Current (Body Diode)			۱ <sub>S</sub>	-1.0	А	
Lead Temperature for Soldering Purposes			ΤL	260	°C	
(1/8" from case for 10 s)						

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	260	°C/W
Junction-to-Ambient – t $\leq$ 10 s (Note 1)	$R_{\theta JA}$	100	

1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)





# **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
–30 V	75 mΩ @ −10 V	-2.2 A	
	110 mΩ @ –4.5 V	–1.8 A	
	150 mΩ @ −2.5 V	–1.0 A	







= Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTR4171PT1G	SOT-23 (Pb-Free)	3000/Tape & Reel
NTR4171PT3G	SOT-23 (Pb-Free)	10000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)


© Semiconductor Components Industries, LLC, 2010 May, 2010 - Rev. 1

# **MOSFET ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)


Parameter	Parameter Symbol Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, $I_D$ = -250 $\mu$ A	-30			V
Drain-to-Source Breakdown Voltage V <sub>(BR)DSS</sub> Temperature Coefficient /T <sub>J</sub>		$I_D = -250 \ \mu A$ , Reference to $25^{\circ}C$		24		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$ , $V_{DS} = -24 V$ , $T_{J} = 25^{\circ}C$ $V_{GS} = 0 V$ , $V_{DS} = -24 V$ , $T_{J} = 85^{\circ}C$			-1.0 -5.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$ = $\pm$ 12 V			±0.1	μA
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = -250 \ \mu A$	-0.7	-1.15	-1.4	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>			3.5		mV/°C
Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	$V_{GS} = -10$ V, $I_D = -2.2$ A		50	75	mΩ
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -1.8 \text{ A}$		60	110	1
		$V_{GS}$ = -2.5 V, I <sub>D</sub> = -1.0 A		90	150	
Forward Transconductance	9 <sub>FS</sub>	$V_{DS} = -5.0 \text{ V}, \text{ I}_{D} = -2.2 \text{ A}$		7.0		S
CHARGES, CAPACITANCES AND GATE R	ESISTANCE					
Input Capacitance	C <sub>iss</sub>			720		pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = -15 V		95		1
Reverse Transfer Capacitance	C <sub>rss</sub>	VDS = = 13 V		65		
Total Gate Charge	Q <sub>G(TOT)</sub>			15.6		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	Vcs = -10 V. Vcs = -15 V.		0.7		
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS}$ = -10 V, $V_{DS}$ = -15 V, I <sub>D</sub> = -3.5 A		1.6		
Gate-to-Drain Charge	Q <sub>GD</sub>			2.6		
Total Gate Charge	Q <sub>G(TOT)</sub>			7.4		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{CS} = -4.5 V. V_{DS} = -15 V.$		0.7		1
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS}$ = -4.5 V, $V_{DS}$ = -15 V, I <sub>D</sub> = -3.5 A		1.6		1
Gate-to-Drain Charge	Q <sub>GD</sub>			2.6		
Gate Resistance	R <sub>G</sub>			6.1		Ω
SWITCHING CHARACTERISTICS, V <sub>GS</sub> = 4.	5 V (Note 4)					
Turn-On Delay Time	t <sub>d(on)</sub>			8.0		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = -10 V, V <sub>DS</sub> = -15 V,		11		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = -3.5 \text{ A}, \text{ R}_G = 6 \Omega$		32		
Fall Time	t <sub>f</sub>			14		
Turn-On Delay Time	t <sub>d(on)</sub>			9.0		ns
Rise Time	t <sub>r</sub>	$V_{CS} = -4.5 V_{c} V_{DS} = -15 V_{c}$		16		
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS}$ = -4.5 V, $V_{DS}$ = -15 V, $I_{D}$ = -3.5 A, $R_{G}$ = 6 $\Omega$		25		1
Fall Time	t <sub>f</sub>			22		1
DRAIN-SOURCE DIODE CHARACTERISTI						
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS}$ = 0 V, $I_{S}$ = -1.0 A, $T_{J}$ = 25°C		-0.8	-1.2	V
Reverse Recovery Time	t <sub>RR</sub>			14		ns
Charge Time	ta	$V_{CC} = 0 V I_C1 0 \Delta$		10		1
Discharge Time	t <sub>b</sub>	$\label{eq:VGS} \begin{array}{l} V_{GS} = 0 \text{ V}, \text{ I}_S = -1.0 \text{ A}, \\ \text{ dI}_{SD}/\text{d}_t = 100 \text{ A}/\mu\text{s} \end{array}$		4.0		
Reverse Recovery Charge	Q <sub>BB</sub>			8.0		nC

3. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2% 4. Switching characteristics are independent of operating junction temperatures


#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**







-V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 13. Maximum Rated Forward Biased Safe Operating Area






Figure 14. FET Thermal Response

#### PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AP** 






- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH 2
- З. THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.89	1.00	1.11	0.035	0.040	0.044	
A1	0.01	0.06	0.10	0.001	0.002	0.004	
b	0.37	0.44	0.50	0.015	0.018	0.020	
c	0.09	0.13	0.18	0.003	0.005	0.007	
D	2.80	2.90	3.04	0.110	0.114	0.120	
Е	1.20	1.30	1.40	0.047	0.051	0.055	
e	1.78	1.90	2.04	0.070	0.075	0.081	
L	0.10	0.20	0.30	0.004	0.008	0.012	
L1	0.35	0.54	0.69	0.014	0.021	0.029	
HE	2.10	2.40	2.64	0.083	0.094	0.104	
θ	0°		10°	0°		10°	

PIN 1. GATE 2. SOURCE DRAIN 3.

STYLE 21:

#### SOLDERING FOOTPRINT



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All or operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications Buyer purchase or use SCILLC products for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTR4171P/D