TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74AC161P,TC74AC161F,TC74AC161FN,TC74AC161FT TC74AC163P,TC74AC163F,TC74AC163FN,TC74AC163FT

Synchronous Presettable 4-Bit Binary Counter TC74AC161P/F/FN/FT Asynchronous Clear TC74AC163P/F/FN/FT Synchronous Clear

The TC74AC161 and 163 are advanced high speed CMOS SYNCHRONOUS PRESETTABLE COUNTERs fabricated with silicon gate and double-layer metal wiring C²MOS technology.

They achieve the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The CK input is active on the rising edge. Both $\overline{\text{LOAD}}$ and $\overline{\text{CLR}}$ inputs are active on low logic level.


Presetting of these IC's is synchronous to the rising edge of CK. The clear function of the TC74AC163 is synchronous to CK, while the TC74AC161 are cleared asynchronously.

Two enable inputs (ENP and ENT) and CARRY OUTPUT are provided to enable easy cascading of counters, which facilitates easy implementation of n-bit counters without using external gates.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


Features

- High speed: $f_{max} = 170 \text{ MHz}$ (typ.) at $V_{CC} = 5 \text{ V}$
- Low power dissipation: $I_{CC} = 8 \mu A (max)$ at $Ta = 25^{\circ}C$
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Symmetrical output impedance: $|I_{OH}| = I_{OL} = 24 \text{ mA} (\text{min})$ Capability of driving 50 Ω transmission lines.
- Balanced propagation delays: $t_{pLH} \simeq t_{pHL}$
- Wide operating voltage range: V_{CC} (opr) = 2 to 5.5 V
- Pin and function compatible with 74F161/163







Pin Assignment



IEC Logic Symbol





Truth Table (Note)

	_		Inputs				Outputs					
CLR (161)	CLR (163)	LOAD	ENP	ENT	CK (161)	CK (163)	QA	QB	QC	QD	Function	
L	L	Х	Х	Х	Х		L L L L				Reset to "0"	
Н	Н	L	Х	Х			А	В	С	D	Preset Data	
Н	Н	Н	Х	L				No Cl		No Count		
Н	Н	Н	L	Х				No Cl		No Count		
Н	Н	Н	Н	Н				Cour	Count			
Н	Х	Х	Х	Х				No Cl	No Count			


Note: X: Don't care

A, B, C, D: Logic level of data inputs

Carry: Carry = ENT·QA·QB·QC·QD


<u>TOSHIBA</u>

Timing Chart



<u>TOSHIBA</u>

System Diagram



|--|

ĺ		тс	C74AC1	61	_	TC74AC163							
	D	СК	R	Q	IQ	D	СК	R	Q	Q			
ĺ	Х	Х	Н	L	Н	Х		Н	L	Н			
	L		L	L	н	L		L	L	н			
	Н		L	н	L	Н		L	Н	L			
	х		L	No Cł	nange	Х		L	No Cł	nange			

X: Don't care

Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	-0.5 to 7.0	V
DC input voltage	VIN	-0.5 to V _{CC} + 0.5	V
DC output voltage	V _{OUT}	-0.5 to V _{CC} + 0.5	V
Input diode current	I _{IK}	±20	mA
Output diode current	I _{OK}	±50	mA
DC output current	IOUT	±50	mA
DC V _{CC} /ground current	ICC	±125	mA
Power dissipation	PD	500 (DIP) (Note 2)/180 (SOP/TSSOP)	mW
Storage temperature	T _{stg}	−65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/Derating Concept and Methods) and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: 500 mW in the range of Ta = -40 to 65° C. From Ta = 65 to 85° C a derating factor of -10 mW/°C should be applied up to 300 mW.

Characteristics	Symbol	Rating	Unit	
Supply voltage	V _{CC}	2.0 to 5.5	V	
Input voltage	V _{IN}	0 to V _{CC}	V	
Output voltage	V _{OUT}	0 to V _{CC}	V	
Operating temperature	T _{opr}	-40 to 85	°C	
Input rise and fall time	dt/dV	0 to 100 (V _{CC} = 3.3 ± 0.3 V)	ns/V	
	u/uv	0 to 20 (V _{CC} = 5 \pm 0.5 V)	115/ V	

Operating Ranges (Note)

Note: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either VCC or GND.

Electrical Characteristics

DC Characteristics

Characteristics	Symbol					Ta = 25°C			Ta = −40 to 85°C		Unit
Characteriotics	Cymbol				V _{CC} (V)	Min	Тур.	Max	Min	Max	onit
High-level input voltage					2.0	1.50	_	_	1.50	_	
	VIH		_		3.0	2.10	—	—	2.10	—	V
					5.5	3.85	—	—	3.85	—	
					2.0	_	—	0.50	—	0.50	
Low-level input voltage	VIL		—		3.0	—	—	0.90	—	0.90	V
Ŭ					5.5		—	1.65	—	1.65	
	V _{OH}				2.0	1.9	2.0		1.9		
		VIN = VIH or VIL	I _{OH} = −50 µA		3.0	2.9	3.0	—	2.9	—	
High-level output					4.5	4.4	4.5	—	4.4	—	v
voltage			I _{OH} = −4 mA		3.0	2.58	_	_	2.48	_	v
			I _{OH} = −24 mA		4.5	3.94	—	—	3.80	—	
			I _{OH} = −75 mA	(Note)	5.5		—		3.85		
			I _{OL} = 50 μA		2.0		0.0	0.1	—	0.1	
					3.0	—	0.0	0.1	—	0.1	
Low-level output	V _{OL}	V _{IN} = V _{IH} or			4.5	-	0.0	0.1	—	0.1	v
voltage	۷UL	VIL	I _{OL} = 12 mA		3.0	—	—	0.36	—	0.44	v
			I _{OL} = 24 mA		4.5	_	—	0.36	—	0.44	
			I _{OL} = 75 mA	(Note)	5.5	_	—	_	—	1.65	
Input leakage current	I _{IN}	V _{IN} = V _{CC} or GND		5.5	_	—	±0.1	—	±1.0	μA	
Quiescent supply current	ICC	V _{IN} = V _C	_C or GND		5.5	_	_	8.0	_	80.0	μA

Note: This spec indicates the capability of driving 50 Ω transmission lines.

One output should be tested at a time for a 10 ms maximum duration.

Timing Requirements (input: $t_r = t_f = 3 \text{ ns}$)

Characteristics		Symbol	Test Condition	t Condition			Unit
				V _{CC} (V)	Limit	Limit	
Minimum pulse width		t _{w (L)}	Figure 1	3.3 ± 0.3	7.0	7.0	20
(CK)		t _{w (H)}	Figure 1	5.0 ± 0.5	5.0	5.0	ns
Minimum pulse width		4	Figure 4	3.3 ± 0.3	7.0	7.0	20
(CLR)	(Note 1)	t _{w (L)}	Figure 4	5.0 ± 0.5	5.0	5.0	ns
Minimum set-up time		+		3.3 ± 0.3	11.0	13.0	20
$(\overline{\text{LOAD}}, \text{ENP}, \text{ENT})$		ts	Figure 2, Figure 3	5.0 ± 0.5	7.0	7.0	ns
Minimum set-up time			Figure 2	3.3 ± 0.3	8.0	8.0	
(A, B, C, D)		ts	Figure 2	5.0 ± 0.5	4.0	4.0	ns
Minimum set-up time			Figure F	3.3 ± 0.3	6.0	6.0	
(CLR)	(Note 2)	ts	Figure 5	5.0 ± 0.5	4.0	4.0	ns
Minimum hold time		4		3.3 ± 0.3	1.0	1.0	
Minimum noid time		t _h	Figure 2, Figure 3, Figure 5	5.0 ± 0.5	1.0	1.0	ns
Minimum removal time			Figure 4	3.3 ± 0.3	6.0	6.0	
(CLR)	(Note 1)	t _{rem}	Figure 4	5.0 ± 0.5	4.0	4.0	ns

Note 1: For TC74AC161 only

Note 2: For TC74AC163 only

AC Characteristics (C_L = 50 pF, R_L = 500 Ω , input: t_r = t_f = 3 ns)

Characteristics	Symbol	Test Condition		Ta = 25°C				Ta = −40 to 85°C		
	,		V _{CC} (V)	Min	Тур.	Max	Min	Max		
Propagation delay time	t _{pLH}	Figure 1	3.3 ± 0.3	_	8.8	15.8	1.0	18.0	ns	
(CK-Q)	t _{pHL}		5.0 ± 0.5	—	6.5	9.6	1.0	11.0		
Propagation delay time	t _{pLH}	Figure 1	3.3 ± 0.3	_	10.4	18.4	1.0	21.6	ns	
(CK-carry, count mode)	tpHL	Figure 1	5.0 ± 0.5	—	8.1	11.8	1.0	13.5	115	
Propagation delay time	t _{pLH}	F irmer 0	3.3 ± 0.3	_	12.9	22.4	1.0	25.5		
(CK-carry, preset mode)	t _{pHL}	Figure 2	5.0 ± 0.5	—	9.1	13.2	1.0	15.0	ns	
Propagation delay time	t _{pLH}	Figure 6	3.3 ± 0.3	_	7.5	13.2	1.0	15.0	ns	
(ENT-carry)	t _{pHL}	i iguro o	5.0 ± 0.5	—	5.8	8.3	1.0	9.5		
Propagation delay time	t _{pHL}	Figure 4	3.3 ± 0.3	_	10.6	18.4	1.0	21.0	ns	
(CLR -Q) (Note 1)	pric	0.0	5.0 ± 0.5	—	7.7	11.4	1.0	13.0	-	
Propagation delay time			3.3 ± 0.3		12.0	21.0	1.0	24.0		
(CLR -carry) (Note 1)	^t pHL	Figure 4	5.0 ± 0.5	_	8.6	12.7	1.0	14.5	ns	
, ,			3.3 ± 0.3	50	110		50			
Maximum clock frequency	f _{max}	—	5.0 ± 0.5	90	140	_	90	_	MHz	
Input capacitance	C _{IN}	_		_	5	10	—	10	pF	
Power dissipation capacitance	C _{PD}		(Note 2	_	85	_	—	—	pF	

Note 1: For TC74AC161 only

Note 2: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$


When the outputs drive a capacitive load, total current consumption is the sum of C_{PD} , and ΔI_{CC} which is obtained from the following formula:


 $\Delta I_{CC} = \ f_{CK} \cdot V_{CC} \left(\frac{C_{QA}}{2} + \frac{C_{QB}}{4} + \frac{C_{QC}}{8} + \frac{C_{QD}}{16} + \frac{C_{CO}}{16} \right)$

 C_{QA} to C_{QD} and C_{CO} are the capacitances at QA to QD and CARRY OUT, respectively.

 $f_{\mbox{\scriptsize CK}}$ is the input frequency of the CK.


Switching Characteristics Test Waveform

















Figure 3 Count Enable Mode

Q



Clear Mode (TC74AC163) Figure 5






Figure 6 Cascade Mode (fix maximum count)

Typical Application

Parallel Carry N-Bit Counter



Package Dimensions




Weight: 1.00 g (typ.)



Package Dimensions


SOP16-P-300-1.27A

Unit: mm



Weight: 0.18 g (typ.)

Package Dimensions (Note)




Note: This package is not available in Japan.

Weight: 0.13 g (typ.)

Package Dimensions

TSSOP16-P-0044-0.65A

Unit: mm



Weight: 0.06 g (typ.)

RESTRICTIONS ON PRODUCT USE

20070701-EN GENERAL

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.).These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.