#### TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

## TC74HC4538AP,TC74HC4538AF,TC74HC4538AFN,TC74HC4538AFT

### Dual Retriggerable Monostable Multivibrator

The TC74HC4538A is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate  $C^2MOS$  technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

There are two trigger inputs, A input (positive edge input), and  $\overline{B}$  input (negative edge input). These inputs are valid for a slow rise/fall time signal ( $t_r$  =  $t_f$  = 1 s) as they are schmitt trigger inputs.

After triggering, the output stays in a MONOSTABLE state for the time period determined by the external resistor and capacitor ( $R_X$ ,  $C_X$ ). A low level at  $\overline{CD}$  input breaks this STABLE STATE. In the MONOSTABLE state, if a new trigger is applied, it makes the MONOSTABLE period longer (retrigger mode).

 $\begin{array}{l} \mbox{Limitations for CX and RX are as follows:} \\ \mbox{External capacitor CX.....No limitation} \\ \mbox{External resistor RX ......VCC} = 2.0 \mbox{ V more than 5 k} \\ \mbox{VCC} \geq 3.0 \mbox{ V more than 1 k} \\ \end{array}$ 


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

### Features (Note)


- High speed:  $t_{pd} = 25 \text{ ns}$  (typ.) at  $V_{CC} = 5 \text{ V}$
- Low power dissipation Stand by state:  $I_{CC} = 4 \ \mu A \ (max)$  at  $Ta = 25^{\circ}C$  Active state:  $I_{CC} = 300 \ \mu A \ (max)$  at  $Ta = 25^{\circ}C$
- High noise immunity: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (min)
- Output drive capability: 10 LSTTL loads
- Symmetrical output impedance: |IOH| = IOL = 4 mA (min)
- Balanced propagation delays:  $t_{pLH} \simeq t_{pHL}$
- Wide operating voltage range: VCC (opr) = 2 V to 6 V
- Pin and function compatible with 4538B

Note: In the case of using only one circuit,  $\overline{CD}$  should be tied to GND, T1·T2·Q· $\overline{Q}$  should be tied to OPEN, the other inputs should be tied to V<sub>CC</sub> or GND.


Weight	
DIP16-P-300-2.54A	: 1.00 g (typ.)
SOP16-P-300.1.27A	: 0.18 (typ.)
SOP16-P-300-1.27	: 0.18 g (typ.)
SOL16-P-150-1.27	: 0.13 g (typ.)
TSSOP16-P-0044-0.65A	: 0.06 g (typ.)



## **Pin Assignment**



## **IEC Logic Symbol**




## Truth Table

	Inputs		Out	puts	Note		
А	B	CD	Q	Q	Note		
	Н	Н	Л	Л	Output Enable		
х	L	Н	L	Н	Inhibit		
Н	Х	Н	L	Н	Inhibit		
L		Н	Л	Л	Output Enable		
Х	х	L	L	Н	Reset		

X: Don't care

#### Block Diagram (Note 1)(Note 2)



Note 1: C<sub>X</sub>, R<sub>X</sub>, DX are external.

Capacitor, resistor, and diode, respectively.

Note 2: External clamping diode, DX

The external capacitor is charged to  $V_{CC}$  level in the wait state, i.e. when no trigger is applied. Supply voltage is turned off and  $C_X$  is discharged mainly through the internal (parasitic) diode. If  $C_X$  is sufficiently large and  $V_{CC}$  drops rapidly, there will be some possibility of damaging the IC by rush current or latch-up. If the capacitance of the supply voltage filter is large enough and  $V_{CC}$  drops slowly, the rush current is automatically limited and damage to the IC is avoided.

The maximum value of forward current through the parasitic diode is ±20 mA.


In the case of a large C<sub>X</sub>, the limitation of fall time of the supply voltage is determined as follows:

 $t_f \ge (V_{CC} - 0.7) C_X/20 \text{ mA}$ 


(t<sub>f</sub> is the time from the voltage supply turning off to the level of supply voltage reaching 0.4  $V_{CC}$ .)

In the care of a system that does not satisfy the above condition, an external clamping diode is needed to protect the IC from rush current.

## System Diagram







#### **Functional Description**

(1) Stand-by state

The external capacitor is fully charge to  $V_{CC}$  in the stand-by state. That means, before triggering,  $Q_P$  and  $Q_N$  transistors which are connected to the T2 node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies stop their operation. The total supply current is only leakage current.

(2) Trigger operation

Trigger operation is effective in either of the following two cases. One is the condition where the A input is low, and the  $\overline{B}$  input has a falling signal. The other, where the  $\overline{B}$  input is high, and the A input has a rising signal.

After trigger becomes effective, comparators  $C_1$  and  $C_2$  start operating, and  $Q_N$  is turned on. The external capacitor discharges through  $Q_N$ . The voltage level at the T2 node drops. If the T2 voltage level falls to the internal reference voltage  $V_{ref}L$ , the output of  $C_1$  becomes low. The flip-flop is then reset and  $Q_N$  turns off. At that moment  $C_1$  stops but  $C_2$  continues operating.

After  $Q_N$  turns off, the voltage at T2 start rising at a rate determined by the time constant of external capacitor  $C_X$  and resistor  $R_X$ .

After the triggering, output Q becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of T2 changes from falling to rising. When T2 reaches the internal reference voltage  $V_{ref}H$ , the output of C<sub>2</sub> becomes low, the output Q goes low and C<sub>2</sub> stops its operation. That means, after triggering, when the voltage level of T2 reaches  $V_{ref}H$ , the IC returns to its MONOSTABLE state.

In the case of large value of  $C_X$  and  $R_X$ , and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, ( $t_{wOUT}$ ), is as follows:

 $t_{wOUT} = 0.70 \cdot C_X \cdot R_X$ (3) Retrigger operation

When anoter new trigger is applied to input A or  $\overline{B}$  while in the MONOSTABLE state, it is effective only if the IC is chaging CX. The voltage level of T2 then falls to V<sub>ref</sub>L level again.

Therefore the Q output stays high if the next trigger comes in before the time period set by CX and RX.

If the  $2^{nd}$  trigger is very close to previous trigger, such as application during the dischagre cycle, the  $2^{nd}$  trigger will not be effective.

The minimum time for effective 2<sup>nd</sup> trigger, t<sub>rr</sub> (min), depends on V<sub>CC</sub> and C<sub>X</sub>.

(4) Reset operation

In normal operation,  $\overline{CD}$  input is held high. If  $\overline{CD}$  is low, a trigger has no effect because the Q output is held low and the trigger control F/F is reset. Also QP turns on and CX is charged rapidly to V<sub>CC</sub>.

This means if  $\overline{\text{CD}}$  input is set low, the IC goes into a wait state.

#### Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V <sub>CC</sub>	-0.5 to 7	V
DC input voltage	V <sub>IN</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
DC output voltage	V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
Input diode current	IIK	±20	mA
Output diode current	IOK	±20	mA
DC output current	IOUT	±25	mA
DC V <sub>CC</sub> /ground current	ICC	±50	mA
Power dissipation	PD	500 (DIP) (Note 2)/180 (SOP/TSSOP)	mW
Storage temperature	T <sub>stg</sub>	-65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Note 2: 500 mW in the range of Ta = −40°C to 65°C. From Ta = 65°C to 85°C a derating factor of −10 mW/°C should be applied up to 300 mW.

#### **Recommended Operating Conditions (Note 1)**

Characteristics	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	2 to 6	V
Input voltage	V <sub>IN</sub>	0 to V <sub>CC</sub>	V
Output voltage	V <sub>OUT</sub>	0 to V <sub>CC</sub>	V
Operating temperature	T <sub>opr</sub>	-40 to 85	°C
Input rise and fall time ( CD only)	t <sub>r</sub> , t <sub>f</sub>	0 to 1000 (V <sub>CC</sub> = 2.0 V) 0 to 500 (V <sub>CC</sub> = 4.5 V) 0 to 400 (V <sub>CC</sub> = 6.5 V)	ns
External capacitor	CX	No limitation (Note 2)	F
External resistor	R <sub>X</sub>	≥ 5 k (Note 5) (V <sub>CC</sub> = 2.0 V) ≥ 1 k (Note 5) (V <sub>CC</sub> ≥ 3.0 V)	Ω

Note 1: The recommended operating conditions are required to ensure the normal operation of the device. Unused inputs must be tied to either VCC or GND.

Note 2: The maximum allowable values of  $C_X$  and  $R_X$  are a function of leakage of capacitor  $C_X$ , the leakage of TC74HC4538A, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occur for  $R_X > 1 M\Omega$ .

## **Electrical Characteristics**

#### **DC Characteristics**

Characteristics	Symbol	Test Condition			Ta = 25°C			Ta = · 85	Unit	
Characteriolice	0,1			V <sub>CC</sub> (V)	Min	Тур.	Max	Min	Max	onne
				2.0	1.50	-	_	1.50	_	
High-level input voltage	VIH		_	4.5	3.15	_	—	3.15	_	V
				6.0	4.20	—	—	4.20	_	
				2.0	_	-	0.50	_	0.50	
Low-level input voltage	VIL		_	4.5	_	—	1.35	_	1.35	V
				6.0	—	—	1.80	—	1.80	
				2.0	1.9	2.0	_	1.9	_	
High-level output	V <sub>OH</sub>	VIN	I <sub>OH</sub> = −20 μA	4.5	4.4	4.5	_	4.4	_	
voltage		= V <sub>IH</sub> or V <sub>IL</sub>		6.0	5.9	6.0	_	5.9	_	V
(Q, <u>Q</u> )			I <sub>OH</sub> = -4 mA	4.5	4.18	4.31		4.13	—	
			I <sub>OH</sub> = −5.2 mA	6.0	5.68	5.80	_	5.63	_	
		VIN		2.0	_	0.0	0.1	_	0.1	
Low-level output			I <sub>OL</sub> = 20 μA	4.5	_	0.0	0.1	_	0.1	
voltage	VOL	= V <sub>IH</sub> or		6.0	_	0.0	0.1	_	0.1	V
(Q, <u>Q</u> )		VIL	I <sub>OL</sub> = 4 mA	4.5	_	0.17	0.26	_	0.33	
			I <sub>OL</sub> = 5.2 mA	6.0	_	0.18	0.26	_	0.33	
Input leakage current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>C</sub>	<sub>C</sub> or GND	6.0	_	_	±0.1	_	±1.0	μA
T2 terminal input leakage current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND		6.0	_	_	±0.5	_	±5.0	μA
Quiescent supply current	ICC	V <sub>IN</sub> = V <sub>CC</sub> or GND		6.0	_	_	4.0	_	40.0	μA
Active-state supply		$\lambda = \lambda$		2.0	_	40	120	_	160	
current	ICC		C or GND	4.5	_	200	300	_	400	μA
(Note)		12  ext =	T2 ext = 0.5 V <sub>CC</sub>		—	300	600	—	800	

Note: Per circuit

## Timing Requirements (input: $t_r = t_f = 6$ ns)

Characteristics	Symbol	Test Condition	Ta = 25°C		Ta = -40 to 85°C	Unit	
			V <sub>CC</sub> (V)	Тур.	Limit	Limit	
Minimum pulse width	<b>t</b>		2.0	_	75	95	
(A, B)	t <sub>w (L)</sub>	—	4.5	—	15	19	ns
(A, D)	t <sub>w (H)</sub>		6.0	—	13	16	
Minimum clear width			2.0	_	75	95	
$(\overline{CD})$	t <sub>w (L)</sub>	—	4.5	—	15	19	ns
			6.0	—	13	16	
	t <sub>rem</sub>		2.0		15	15	
Minimum clear removal time		-	4.5	—	5	5	ns
			6.0	—	5	5	
		R <sub>X</sub> = 1 kΩ	2.0	380	_	_	
		$C_X = 100 \text{ pF}$	4.5	92	—	—	ns
Minimum retrigger time	+	Cχ = 100 βi	6.0	72	_	_	
	t <sub>rr</sub>	$P_{\rm M} = 1 k \Omega$	2.0	6.0	_	_	
		$R_X = 1 k\Omega$	4.5	1.4	—	—	μs
		C <sub>X</sub> = 0.01 μF	6.0	1.2	—	_	

## AC Characteristics (C<sub>L</sub> = 15 pF, V<sub>CC</sub> = 5 V, Ta = 25°C, input: $t_r = t_f = 6 \text{ ns}$ )

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Output transition time	t <sub>TLH</sub>	_	—	6	12	ns
	t <sub>THL</sub>					115
Propagation delay time	t <sub>pLH</sub>			25	44	ns
$(A, \overline{B} - Q, \overline{Q})$	t <sub>pHL</sub>			25	T	115
Propagation delay time	t <sub>pLH</sub>			21	34	ns
$(\overline{CD} - Q, \overline{Q})$	t <sub>pHL</sub>			21	54	115

Characteristics	Symbol	Test Condition		Ta = 25°C			Ta = −40 to 85°C		Unit
			V <sub>CC</sub> (V)	Min	Тур.	Max	Min	Max	
	t <sub>TLH</sub>		2.0	_	30	75	_	95	
Output transition time	t <sub>THL</sub>	—	4.5	—	8	15	—	19	ns
	, IIIC		6.0	_	7	13	_	16	
Propagation delay time	t <sub>pLH</sub>		2.0	—	120	250	—	315	
	t <sub>pHL</sub>	—	4.5	—	30	50	—	63	ns
(A, <u>B</u> -Q, <u>Q</u> )	pric		6.0	-	25	43	-	54	
Propagation delay	taru		2.0	—	100	195	—	245	
time	t <sub>pLH</sub> t	—	4.5	—	25	39	—	49	ns
$(\overline{CD} - Q, \overline{Q})$	t <sub>pHL</sub>		6.0	—	20	33	—	42	
	twout	C <sub>X</sub> = 0 F	2.0	_	540	1200	_	1500	
		$R_X = 5 k\Omega (V_{CC} = 2 V)$	4.5	_	180	250	_	320	ns
		$R_X$ = 1 kΩ (V <sub>CC</sub> = 4.5 V, 6 V)	6.0	_	150	200	_	260	
		C <sub>X</sub> = 0.01 μF R <sub>X</sub> = 10 kΩ	2.0	70	83	96	70	96	
Output pulse width			4.5	69	77	85	69	85	μs
			6.0	69	77	85	69	85	
		0 - 0.1.15	2.0	0.67	0.75	0.83	0.67	0.83	
		$C_X = 0.1 \mu\text{F}$	4.5	0.67	0.73	0.77	0.67	0.77	ms
		R <sub>X</sub> = 10 kΩ	6.0	0.67	0.73	0.77	0.67	0.77	
Output pulse width error between circuits (in same package)	Δt <sub>wOUT</sub>	_	_	_	±1		_	_	%
Input capacitance	C <sub>IN</sub>	_		—	5	10	_	10	pF
Power dissipation capacitance	C <sub>PD</sub>		(Note)	_	70	_	-	_	pF

#### AC Characteristics ( $C_L = 50 \text{ pF}$ , input: $t_r = t_f = 6 \text{ ns}$ )

Note: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:


 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} \cdot Duty/100 + I_{CC}/2$  (per circuit)

(I<sub>CC'</sub>: active supply current)


(duty: %)

 $\begin{array}{l} \mbox{Output Pulse Width Constant } K-\mbox{Supply Voltage (typical)} \\ (external resistor (R_X) = 10 \ k\Omega: t_{WOUT} = K \cdot C_X \cdot R_X) \end{array}$ 






External capacitor C<sub>X</sub> (pF)



## Package Dimensions


DIP16-P-300-2.54A

Unit : mm




Weight: 1.00 g (typ.)

### **Package Dimensions**



Weight: 0.18 g (typ.)

## Package Dimensions




Weight: 0.18 g (typ.)

## Package Dimensions (Note)

SOL16-P-150-1.27

Unit : mm




Note: This package is not available in Japan.

Weight: 0.13 g (typ.)

## Package Dimensions



Unit: mm



Weight: 0.06 g (typ.)

Note: Lead (Pb)-Free Packages

DIP16-P-300-2.54A SOP16-P-300-1.27A SOL16-P-150-1.27 TSSOP16-P-0044-0.65A

#### **RESTRICTIONS ON PRODUCT USE**

Handbook" etc. 021023 A

060116EBA

- The information contained herein is subject to change without notice. 021023\_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023 B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106\_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023\_c
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023\_E