



Is Now Part of



**ON Semiconductor®**

To learn more about ON Semiconductor, please visit our website at  
[www.onsemi.com](http://www.onsemi.com)

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## 74VHC161284 IEEE 1284 Transceiver

### General Description

The VHC161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard and is intended to be used in Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive ( $\pm 14$  mA). The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, all inputs (except HLH) and outputs on the cable side contain internal pull-up resistors connected to the  $V_{CC}$  supply to provide proper termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard LOW-drive CMOS outputs. The DIR input controls data flow on the  $A_1$ – $A_8$ / $B_1$ – $B_8$  transceiver pins.

### Features


- Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals
- Replaces the function of two (2) 74ACT1284 devices
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power down
- Inputs and outputs on cable side have internal pull-up resistors
- Flow-through pin configuration allows easy interface between the Peripheral and Host

### Ordering Code:


Ordering Number	Package Number	Package Description
74VHC161284MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74VHC161284MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Logic Symbol



### Connection Diagram



**Pin Descriptions**

Pin Names	Description
HD	HIGH Drive Enable Input (Active HIGH)
DIR	Direction Control Input
A <sub>1</sub> -A <sub>8</sub>	Inputs or Outputs
B <sub>1</sub> -B <sub>8</sub>	Inputs or Outputs
A <sub>9</sub> -A <sub>13</sub>	Inputs
Y <sub>9</sub> -Y <sub>13</sub>	Outputs
A <sub>14</sub> -A <sub>17</sub>	Outputs
C <sub>14</sub> -C <sub>17</sub>	Inputs
PLH <sub>IN</sub>	Peripheral Logic HIGH Input
PLH	Peripheral Logic HIGH Output
HLH <sub>IN</sub>	Host Logic HIGH Input
HLH	Host Logic HIGH Output


**Truth Table**

Inputs		Outputs
DIR	HD	
L	L	B <sub>1</sub> -B <sub>8</sub> Data to A <sub>1</sub> -A <sub>8</sub> , and A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub> (Note 1) C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub> PLH Open Drain Mode
L	H	B <sub>1</sub> -B <sub>8</sub> Data to A <sub>1</sub> -A <sub>8</sub> , and A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub> C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>
H	L	A <sub>1</sub> -A <sub>8</sub> Data to B <sub>1</sub> -B <sub>8</sub> (Note 2) A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub> (Note 1) C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub> PLH Open Drain Mode
H	H	A <sub>1</sub> -A <sub>8</sub> Data to B <sub>1</sub> -B <sub>8</sub> A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub> C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>

**Note 1:** Y<sub>9</sub>-Y<sub>13</sub> Open Drain Outputs

**Note 2:** B<sub>1</sub>-B<sub>8</sub> Open Drain Outputs

**Logic Diagram**



**Absolute Maximum Ratings**(Note 3)

Supply Voltage		
$V_{CC}$	-0.5V to + 7.0V	
Input Voltage ( $V_I$ ) (Note 4)		
A <sub>1</sub> -A <sub>13</sub> , PLH <sub>IN</sub> , DIR, HD	-0.5V to $V_{CC}$ + 0.5V	
B <sub>1</sub> -B <sub>8</sub> , C <sub>14</sub> -C <sub>17</sub> , HLH <sub>IN</sub>	-0.5V to + 5.5V (DC)	
B <sub>1</sub> -B <sub>8</sub> , C <sub>14</sub> -C <sub>17</sub> , HLH <sub>IN</sub>	-2.0V to + 7.0V *	*40 ns Transient
Output Voltage ( $V_O$ )		
A <sub>1</sub> -A <sub>8</sub> , A <sub>14</sub> -A <sub>17</sub> , HLH	-0.5V to $V_{CC}$ + 0.5V	
B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> , PLH	-0.5V to + 5.5V (DC)	
B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> , PLH	-2.0V to + 7.0V*	*40 ns Transient
DC Output Current ( $I_O$ )		
A <sub>1</sub> -A <sub>8</sub> , HLH	±25 mA	
B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	±50 mA	
PLH (Output LOW)	84 mA	
PLH (Output HIGH)	-50 mA	
Input Diode Current ( $I_{IK}$ ) (Note 4)		
DIR, HD, A <sub>9</sub> -A <sub>13</sub> ,		
PLH, HLH, C <sub>14</sub> -C <sub>17</sub>	-20 mA	
Output Diode Current ( $I_{OK}$ )		
A <sub>1</sub> -A <sub>8</sub> , A <sub>14</sub> -A <sub>17</sub> , HLH	±50 mA	
B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> , PLH	-50 mA	
DC Continuous $V_{CC}$ or Ground Current	±200 mA	
Storage Temperature	-65°C to + 150°C	
ESD (HBM) Last Passing Voltage	2000V	

**Recommended Operating Conditions**

Supply Voltage	4.5V to 5.5V
$V_{CC}$	0V to $V_{CC}$
DC Input Voltage ( $V_I$ )	0V to 5.5V
Open Drain Voltage ( $V_O$ )	0V to 5.5V
Operating Temperature ( $T_A$ )	-40°C to + 85°C

**Note 3:** Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

**Note 4:** Either voltage limit or current limit is sufficient to protect inputs.

**DC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ (V)	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		Units	Conditions	
			Guaranteed Limits				
$V_{IK}$	Input Clamp Diode Voltage	3.0	-1.2		V	$I_I = -18\text{ mA}$	
$V_{IH}$	Minimum HIGH Level Input Voltage	A <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	4.5 - 5.5	0.7 $V_{CC}$		V	
		B <sub>n</sub>	4.5 - 5.5	2.0			
		C <sub>n</sub>	4.5 - 5.5	2.3			
		HLH <sub>IN</sub>	4.5 - 5.5	2.6			
$V_{IL}$	Maximum LOW Level Input Voltage	A <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	4.5 - 5.5	0.3 $V_{CC}$		V	
		B <sub>n</sub>	4.5 - 5.5	0.8			
		C <sub>n</sub>	4.5 - 5.5	0.8			
		HLH <sub>IN</sub>	4.5 - 5.5	1.6			
$\Delta V_T$	Minimum Input Hysteresis	A <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	4.5 - 5.5	0.4		V	$V_{T^+} - V_{T^-}$
		B <sub>n</sub>	4.5 - 5.5	0.4			$V_{T^+} - V_{T^-}$
		C <sub>n</sub>	5.0	0.8			$V_{T^+} - V_{T^-}$
		HLH <sub>IN</sub>	5.0	0.3			$V_{T^+} - V_{T^-}$
$V_{OH}$	Minimum HIGH Level Output Voltage	A <sub>n</sub> , HLH	4.5	4.4		V	$I_{OH} = -50\ \mu\text{A}$
			4.5	3.8			$I_{OH} = -8\text{ mA}$
		B <sub>n</sub> , Y <sub>n</sub>	4.5	3.73			$I_{OH} = -14\text{ mA}$
		PLH	4.5	4.45			$I_{OH} = -500\ \mu\text{A}$

## DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = -40°C to +85°C		Units	Conditions
			Guaranteed Limits			
V <sub>OL</sub>	Maximum LOW Level Output Voltage	A <sub>n</sub> , HLH	4.5	0.1	V	I <sub>OL</sub> = 50 μA I <sub>OL</sub> = 8 mA I <sub>OL</sub> = 14 mA I <sub>OL</sub> = 84 mA
			4.5	0.44		
			4.5	0.77		
			4.5	0.7		
RD	Maximum Output Impedance	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	5.0	55	Ω	(Note 5)(Note 6)
	Minimum Output Impedance	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	5.0	35	Ω	(Note 5)(Note 6)
RP	Maximum Pull-Up Resistance	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> , C <sub>14</sub> -C <sub>17</sub>	5.0	1650	Ω	
	Minimum Pull-Up Resistance	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> , C <sub>14</sub> -C <sub>17</sub>	5.0	1150	Ω	
I <sub>IH</sub>	Maximum Input Current in HIGH State	A <sub>9</sub> -A <sub>13</sub> , PLH <sub>IN</sub> , HD, DIR, HLH <sub>IN</sub>	5.5	1.0	μA	V <sub>I</sub> = 5.5V V <sub>I</sub> = 5.5V
		C <sub>14</sub> -C <sub>17</sub>	5.5	100		
I <sub>IL</sub>	Maximum Input Current in LOW State	A <sub>9</sub> -A <sub>13</sub> , PLH <sub>IN</sub> , HD, DIR, HLH <sub>IN</sub>	5.5	-1.0	μA	V <sub>I</sub> = 0.0V V <sub>I</sub> = 0.0V
		C <sub>14</sub> -C <sub>17</sub>	5.5	-5.0		
I <sub>OZH</sub>	Maximum Output Disable Current (HIGH)	A <sub>1</sub> -A <sub>8</sub>	5.5	20	μA	V <sub>O</sub> = 5.5V V <sub>O</sub> = 5.5V
		B <sub>1</sub> -B <sub>8</sub>	5.5	100		
I <sub>OZL</sub>	Maximum Output Disable Current (LOW)	A <sub>1</sub> -A <sub>8</sub>	5.5	-20	μA	V <sub>O</sub> = 0.0V
		B <sub>1</sub> -B <sub>8</sub>	5.5	-5.0		
I <sub>OFF</sub>	Power Down Output Leakage	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> , PLH	0.0	100	μA	V <sub>O</sub> = 5.5V
I <sub>OFF</sub>	Power Down Input Leakage	C <sub>14</sub> -C <sub>17</sub> , HLH <sub>IN</sub>	0.0	100	μA	V <sub>I</sub> = 5.5V
I <sub>OFF</sub> - I <sub>CC</sub>	Power Down Leakage to V <sub>CC</sub>		0.0	250	μA	(Note 7)
I <sub>CC</sub>	Maximum Supply Current		5.5	70	mA	V <sub>I</sub> = V <sub>CC</sub> or GND

**Note 5:** Output impedance is measured with the output active LOW and active HIGH (HD = HIGH).

**Note 6:** This parameter is guaranteed but not tested, characterized only.

**Note 7:** Power-down leakage to V<sub>CC</sub> is tested by simultaneously forcing all pins on the cable-side (B<sub>1</sub>-B<sub>8</sub>, Y<sub>9</sub>-Y<sub>13</sub>, PLH, C<sub>14</sub>-C<sub>17</sub> and HLH<sub>IN</sub>) to 5.5V and measuring the resulting I<sub>CC</sub>.

AC Electrical Characteristics					
Symbol	Parameter	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$		Units	Figure Number
		Min	Max		
$t_{PHL}$	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	2.0	30.0	ns	Figure 1
$t_{PLH}$	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	2.0	30.0	ns	Figure 2
$t_{PHL}$	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	2.0	30.0	ns	Figure 3
$t_{PLH}$	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	2.0	30.0	ns	Figure 3
$t_{PHL}$	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	2.0	30.0	ns	Figure 1
$t_{PLH}$	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	2.0	30.0	ns	Figure 2
$t_{PHL}$	C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>	2.0	30.0	ns	Figure 3
$t_{PLH}$	C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>	2.0	30.0	ns	Figure 3
$t_{SKEW}$	LH-LH or HL-HL		6.0	ns	(Note 9)
$t_{PHL}$	PLH <sub>IN</sub> to PLH	2.0	30.0	ns	Figure 1
$t_{PLH}$	PLH <sub>IN</sub> to PLH	2.0	30.0	ns	Figure 2
$t_{PHL}$	HLH <sub>IN</sub> to HLH	2.0	30.0	ns	Figure 3
$t_{PLH}$	HLH <sub>IN</sub> to HLH	2.0	30.0	ns	Figure 3
$t_{PHZ}$	Output Disable Time	2.0	18.0	ns	Figure 7
$t_{PLZ}$	DIR to A <sub>1</sub> -A <sub>8</sub>	2.0	18.0	ns	Figure 7
$t_{PZH}$	Output Enable Time	2.0	25.0	ns	Figure 8
$t_{PZL}$	DIR to A <sub>1</sub> -A <sub>8</sub>	2.0	25.0	ns	Figure 8
$t_{PHZ}$	Output Disable Time	2.0	25.0	ns	Figure 9
$t_{PLZ}$	DIR to B <sub>1</sub> -B <sub>8</sub>	2.0	25.0	ns	Figure 9
$t_{PEN}$	Output Enable Time HD to B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	2.0	28.0	ns	Figure 2
$t_{pDis}$	Output Disable Time HD to B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	2.0	28.0	ns	Figure 2
$t_{pEn} - t_{pDis}$	Output Enable-Output Disable		20.0	ns	
$t_{SLEW}$	Output Slew Rate				
$t_{PLH}$	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	0.05	0.40	V/ns	Figure 5
$t_{PHL}$	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	0.05	0.40	V/ns	Figure 4
$t_r, t_f$	$t_{RISE}$ and $t_{FALL}$ B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub> (Note 8)		120	ns	Figure 6
			120	ns	(Note 10)
<b>Note 8:</b> Open Drain					
<b>Note 9:</b> $t_{SKEW}$ is measured for common edge output transitions and compares the measured propagation delay for a given path type.					
(i) A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub> , A <sub>9</sub> -Y <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>					
(ii) B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>					
(iii) C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>					
<b>Note 10:</b> This parameter is guaranteed but not tested, characterized only.					
<b>Capacitance</b> (Note 11)					
Symbol	Parameter	Typ	Units	Conditions	
C <sub>IN</sub>	Input Capacitance	5	pF	V <sub>CC</sub> = 0.0V (HD, DIR, A <sub>9</sub> -A <sub>13</sub> , C <sub>14</sub> -C <sub>17</sub> , PLH <sub>IN</sub> and HLH <sub>IN</sub> )	
C <sub>I/O</sub>	I/O Pin Capacitance	12	pF	V <sub>CC</sub> = 3.3V	
<b>Note 11:</b> Capacitance is measured at frequency = 1 MHz.					

### AC Loading and Waveforms

Pulse Generator for all pulses: Rate  $\leq 1.0$  MHz;  $Z_0 \leq 50\Omega$ ;  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.




FIGURE 1. Part A to B and A to Y Propagation Delay Load and Waveforms




FIGURE 2. Port A to B and a to Y Output Waveforms




FIGURE 3. Port B to A, C to A and HLHin to HLH Propagation Delay Waveforms

AC Loading and Waveforms (Continued)




FIGURE 4. Port A to B and A to Y HL Slew Test Load and Waveforms





FIGURE 5. Part A to b and A to Y LH Slew Test Load and Waveforms



$t_r$  = Output Rise Time, Open Drain  
 $t_f$  = Output Fall Time, Open Drain

FIGURE 6.  $t_{RISE}$  and  $t_{FALL}$  Test Load and Waveforms for Open Drain Outputs  
 A<sub>1</sub>-A<sub>8</sub> to B<sub>1</sub>-B<sub>8</sub>, A<sub>9</sub>-A<sub>13</sub> to Y<sub>9</sub>-Y<sub>13</sub>



AC Loading and Waveforms (Continued)




FIGURE 7.  $t_{PHZ}$  and  $t_{PLZ}$  Test Load and Waveforms, DIR to  $A_1-A_8$






FIGURE 8.  $t_{PZH}$  and  $t_{PZL}$  Test Load and Waveforms, DIR to  $A_1-A_8$

## AC Loading and Waveforms (Continued)


FIGURE 9.  $t_{PHZ}$  and  $t_{PLZ}$  Test Load and Waveforms, DIR to  $B_1 - B_8$

**Physical Dimensions** inches (millimeters) unless otherwise noted



**48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide  
Package Number MS48A**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



MTD48REV C

**48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide  
Package Number MTD48**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5817-1050

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)  
**Order Literature:** <http://www.onsemi.com/orderlit>  
For additional information, please contact your local  
Sales Representative