## 74AC11004 HEX INVERTER

SCAS033B - JANUARY 1988 - REVISED APRIL 1996

<ul> <li>Flow-Through Architecture Optimizes</li></ul>	DB, DW, OR N PACKAGE							
PCB Layout	(TOP VIEW)							
<ul> <li>Center-Pin V<sub>CC</sub> and GND Configuration</li></ul>	1Y [		20] 1A					
Minimizes High-Speed Switching Noise	2Y [		19] 2A					
<ul> <li>EPIC ™ (Enhanced-Performance Implanted</li></ul>	3Y [	3	18 ] 3A					
CMOS) 1-µm Process	GND [		17 ] NC					
<ul> <li>500-mA Typical Latch-Up Immunity at 125°C</li> </ul>	GND [	5	16 V <sub>CC</sub> 15 V <sub>CC</sub>					
<ul> <li>Package Options Include Plastic Small-Outline (DW) and Shrink</li> <li>Small-Outline (DB) Packages, and Standard</li> <li>Plastic 300-mil DIPs (N)</li> </ul>	GND [ 4Y [ 5Y [ 6Y [	8	14 ] NC 13 ] 4A 12 ] 5A 11 ] 6A					

#### description

NC - No internal connection

This device contains six independent inverters. It performs the Boolean function  $Y = \overline{A}$ .

The 74AC11004 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

#### FUNCTION TABLE (each inverter)

(cacil inverter)											
INPUT	OUTPUT										
Α	Y										
Н	L										
L	Н										

#### logic symbol<sup>†</sup>

1A	20	1	1	1Y
	19		2	
2A	18		3	2Y
3A	13		8	3Y 4Y
4A	12		9	
5A	11		10	5Y
6A			<u> </u>	6Y

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1996, Texas Instruments Incorporated

## 74AC11004 HEX INVERTER

SCAS033B - JANUARY 1988 - REVISED APRIL 1996

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1) Output voltage range, V <sub>O</sub> (see Note 1)	$\dots \dots \dots -0.5 \text{ V}$ to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ )	
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DW pack	
DB pack	age0.6 W
N packa	ge 1.3 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.



SCAS033B - JANUARY 1988 - REVISED APRIL 1996

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		3	5	5.5	V
		$V_{CC} = 3 V$	2.1			
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 4.5 V$	3.15			V
		V <sub>CC</sub> = 5.5 V	3.85			
		$V_{CC} = 3 V$			0.9	
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 4.5 V$			1.35	V
		$V_{CC} = 5.5 V$			1.65	
VI	Input voltage		0		$V_{CC}$	V
VO	Output voltage		0		$V_{CC}$	V
		$V_{CC} = 3 V$			-4	
I <sub>OH</sub>	High-level output current	$V_{CC} = 4.5 V$			-24	mA
		V <sub>CC</sub> = 5.5 V			-24	
		V <sub>CC</sub> = 3 V			12	
l <sub>OL</sub>	Low-level output current	$V_{CC} = 4.5 V$			24	mA
		$V_{CC} = 5.5 V$			24	
$\Delta t/\Delta v$	Input transition rise or fall rate		0		10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED			Т	₄ = 25°C	;				
PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNIT	
		3 V	2.9			2.9			
	I <sub>OH</sub> = -50 μA	4.5 V	4.4			4.4			
		5.5 V	5.4			5.4			
V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V	
		4.5 V	3.94			3.8			
	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.8			
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85			
		3 V			0.1		0.1		
	l <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		
		5.5 V			0.1		0.1		
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA	3 V			0.36		0.44	V	
	L 04 mA	4.5 V			0.36		0.44		
	$I_{OL} = 24 \text{ mA}$	5.5 V			0.36		0.44	4	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65		
l	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μA	
I <sub>CC</sub>	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	5.5 V			4		40	μA	
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5				pF	

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



## 74AC11004 HEX INVERTER

SCAS033B - JANUARY 1988 - REVISED APRIL 1996

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	T	<sub>A</sub> = 25°C	;	MAINI		
PARAMETER	RAMETER (INPUT)	(OUTPUT)	MIN	ТҮР	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	•	Y	1.5	6.1	9	1.5	10	
t <sub>PHL</sub>	A	Y	1.5	5.2	7.4	1.5	8.2	ns


# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED		FROM	то	T,	<sub>A</sub> = 25°C	;			
	PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	UNIT
	t <sub>PLH</sub>		N .	1.5	4.2	6.3	1.5	7.1	
	t <sub>PHL</sub>	A	Ý	1.5	3.8	5.5	1.5	6	ns

#### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance per inverter	C <sub>L</sub> = 50 pF,	f = 1 MHz	29	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms





17-Mar-2017

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74AC11004DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC11004	Samples
74AC11004DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC11004	Samples
74AC11004DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AC11004	Samples
74AC11004N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	74AC11004N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

17-Mar-2017

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

W

Pin1

www.ti.com

Texas Instruments

#### **TAPE AND REEL INFORMATION**





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal										
Device	Package Type	Package Drawing	-	SPQ	Reel Diameter	Reel Width	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)

	Туре	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
74AC11004DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Jan-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AC11004DWR	SOIC	DW	20	2000	367.0	367.0	45.0

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



# **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

