


- Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems
- Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception
- Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- $\mu$ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N)

**D, N, OR PW PACKAGE  
(TOP VIEW)**



### description

The 74AC11138 circuit is designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select (A, B, C) inputs and the three enable (G1,  $\overline{G2A}$ ,  $\overline{G2B}$ ) inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.

The 74AC11138 is characterized for operation from -40°C to 85°C.

**FUNCTION TABLE**

| ENABLE INPUTS |                  |                  | SELECT INPUTS |   |   | OUTPUTS |    |    |    |    |    |    |    |
|---------------|------------------|------------------|---------------|---|---|---------|----|----|----|----|----|----|----|
| G1            | $\overline{G2A}$ | $\overline{G2B}$ | C             | B | A | Y0      | Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 |
| X             | H                | X                | X             | X | X | H       | H  | H  | H  | H  | H  | H  | H  |
| X             | X                | H                | X             | X | X | H       | H  | H  | H  | H  | H  | H  | H  |
| L             | X                | X                | X             | X | X | H       | H  | H  | H  | H  | H  | H  | H  |
| H             | L                | L                | L             | L | L | L       | H  | H  | H  | H  | H  | H  | H  |
| H             | L                | L                | L             | L | H | H       | L  | H  | H  | H  | H  | H  | H  |
| H             | L                | L                | L             | H | L | H       | H  | L  | H  | H  | H  | H  | H  |
| H             | L                | L                | L             | H | H | H       | H  | H  | L  | H  | H  | H  | H  |
| H             | L                | L                | H             | L | H | H       | H  | H  | H  | L  | H  | H  | H  |
| H             | L                | L                | H             | H | L | H       | H  | H  | H  | H  | L  | H  | H  |
| H             | L                | L                | H             | H | H | H       | H  | H  | H  | H  | H  | L  | H  |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


Copyright © 1996, Texas Instruments Incorporated

# 74AC11138

## 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER


SCAS042B – MAY 1988 – REVISED APRIL 1996

### logic symbols (alternatives)<sup>†</sup>



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

|  |                            |
|--|----------------------------|
| Supply voltage range, $V_{CC}$ .....   | -0.5 V to 7 V              |
| Input voltage range, $V_I$ (see Note 1) .....  | -0.5 V to $V_{CC} + 0.5$ V |
| Output voltage range, $V_O$ (see Note 1) .....   | -0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) .....                                | ±20 mA                     |
| Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) .....                               | ±50 mA                     |
| Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ ) .....                                   | ±50 mA                     |
| Continuous current through $V_{CC}$ or GND .....   | ±200 mA                    |
| Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): D package ..... | 1.3 W                      |
| N package .....  | 1.1 W                      |
| PW package .....   | 0.5 W                      |
| Storage temperature range, $T_{stg}$ .....   | -65°C to 150°C             |

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

**recommended operating conditions**

|                     |                                    | MIN              | NOM      | MAX | UNIT |
|---------------------|------------------------------------|------------------|----------|-----|------|
| $V_{CC}$            | Supply voltage                     | 3                | 5        | 5.5 | V    |
| $V_{IH}$            | High-level input voltage           | $V_{CC} = 3$ V   | 2.1      |     | V    |
|                     |                                    | $V_{CC} = 4.5$ V | 3.15     |     |      |
|                     |                                    | $V_{CC} = 5.5$ V | 3.85     |     |      |
| $V_{IL}$            | Low-level input voltage            | $V_{CC} = 3$ V   | 0.9      |     | V    |
|                     |                                    | $V_{CC} = 4.5$ V | 1.35     |     |      |
|                     |                                    | $V_{CC} = 5.5$ V | 1.65     |     |      |
| $V_I$               | Input voltage                      | 0                | $V_{CC}$ |     | V    |
| $V_O$               | Output voltage                     | 0                | $V_{CC}$ |     | V    |
| $I_{OH}$            | High-level output current          | $V_{CC} = 3$ V   | -4       |     | mA   |
|                     |                                    | $V_{CC} = 4.5$ V | -24      |     |      |
|                     |                                    | $V_{CC} = 5.5$ V | -24      |     |      |
| $I_{OL}$            | Low-level output current           | $V_{CC} = 3$ V   | 12       |     | mA   |
|                     |                                    | $V_{CC} = 4.5$ V | 24       |     |      |
|                     |                                    | $V_{CC} = 5.5$ V | 24       |     |      |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | 0                | 10       |     | ns/V |
| $T_A$               | Operating free-air temperature     | -40              | 85       |     | °C   |

**74AC11138**

**3-LINE TO 8-LINE DECODER/DEMULTIPLEXER**

SCAS042B – MAY 1988 – REVISED APRIL 1996

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER       | TEST CONDITIONS   | V <sub>CC</sub> | T <sub>A</sub> = 25°C |      |      | MIN | MAX | UNIT |
|-----------------|---|-----------------|-----------------------|------|------|-----|-----|------|
|                 |   |                 | MIN                   | TYP  | MAX  |     |     |      |
| V <sub>OH</sub> | I <sub>OH</sub> = -50 µA                                    | 3 V             | 2.9                   |      | 2.9  | V   | V   |      |
|                 |   | 4.5 V           | 4.4                   |      | 4.4  |     |     |      |
|                 |   | 5.5 V           | 5.4                   |      | 5.4  |     |     |      |
|                 | I <sub>OH</sub> = -4 mA                                     | 3 V             | 2.58                  |      | 2.48 |     |     |      |
|                 |   | 4.5 V           | 3.94                  |      | 3.8  |     |     |      |
|                 |   | 5.5 V           | 4.94                  |      | 4.8  |     |     |      |
|                 | I <sub>OH</sub> = -24 mA                                    | 5.5 V           |                       |      | 3.85 |     |     |      |
|                 | I <sub>OH</sub> = -75 mA†                                   | 5.5 V           |                       |      |      |     |     |      |
| V <sub>OL</sub> | I <sub>OL</sub> = 50 µA                                     | 3 V             | 0.1                   |      | 0.1  | V   | V   |      |
|                 |   | 4.5 V           | 0.1                   |      | 0.1  |     |     |      |
|                 |   | 5.5 V           | 0.1                   |      | 0.1  |     |     |      |
|                 | I <sub>OL</sub> = 12 mA                                     | 3 V             | 0.36                  |      | 0.44 |     |     |      |
|                 |   | 4.5 V           | 0.36                  |      | 0.44 |     |     |      |
|                 |   | 5.5 V           | 0.36                  |      | 0.44 |     |     |      |
|                 | I <sub>OL</sub> = 24 mA                                     | 5.5 V           |                       |      |      |     |     |      |
|                 | I <sub>OL</sub> = 75 mA†                                    | 5.5 V           |                       |      | 1.65 |     |     |      |
| I <sub>I</sub>  | V <sub>I</sub> = V <sub>CC</sub> or GND                     | 5.5 V           |                       | ±0.1 |      | ±1  | µA  |      |
| I <sub>CC</sub> | V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0 | 5.5 V           |                       | 4    |      | 40  | µA  |      |
| C <sub>i</sub>  | V <sub>I</sub> = V <sub>CC</sub> or GND                     | 5 V             | 3.5                   |      |      |     | pF  |      |

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)**

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | T <sub>A</sub> = 25°C |     |      | MIN | MAX  | UNIT |
|------------------|-----------------|----------------|-----------------------|-----|------|-----|------|------|
|                  |                 |                | MIN                   | TYP | MAX  |     |      |      |
| t <sub>PLH</sub> | A, B, C         | Any Y          | 1.5                   | 8.3 | 10.2 | 1.5 | 11.4 | ns   |
| t <sub>PHL</sub> |                 |                | 1.5                   | 8.9 | 10.9 | 1.5 | 12.2 |      |
| t <sub>PLH</sub> | G1              | Any Y          | 1.5                   | 7.2 | 9.2  | 1.5 | 10.2 | ns   |
| t <sub>PHL</sub> |                 |                | 1.5                   | 7.3 | 9.4  | 1.5 | 10.5 |      |
| t <sub>PLH</sub> | G2A, G2B        | Any Y          | 1.5                   | 8.2 | 10.4 | 1.5 | 11.5 | ns   |
| t <sub>PHL</sub> |                 |                | 1.5                   | 8.3 | 10.4 | 1.5 | 11.6 |      |

**switching characteristics over recommended operating free-air temperature range,  
V<sub>CC</sub> = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

| PARAMETER        | FROM<br>(INPUT) | TO<br>(OUTPUT) | T <sub>A</sub> = 25°C |     |     | MIN | MAX | UNIT |
|------------------|-----------------|----------------|-----------------------|-----|-----|-----|-----|------|
|                  |                 |                | MIN                   | TYP | MAX |     |     |      |
| t <sub>PLH</sub> | A, B, C         | Any Y          | 1.5                   | 5.7 | 7.3 | 1.5 | 8.1 | ns   |
| t <sub>PHL</sub> |                 |                | 1.5                   | 6.2 | 7.9 | 1.5 | 8.8 |      |
| t <sub>PLH</sub> | G1              | Any Y          | 1.5                   | 5.1 | 6.9 | 1.5 | 7.5 | ns   |
| t <sub>PHL</sub> |                 |                | 1.5                   | 5.2 | 6.9 | 1.5 | 7.7 |      |
| t <sub>PLH</sub> | G2A, G2B        | Any Y          | 1.5                   | 5.8 | 7.6 | 1.5 | 8.3 | ns   |
| t <sub>PHL</sub> |                 |                | 1.5                   | 5.6 | 7.5 | 1.5 | 8.3 |      |



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

74AC11138  
3-LINE TO 8-LINE DECODER/DEMULTIPLEXER


SCAS042B – MAY 1988 – REVISED APRIL 1996

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**


| PARAMETER                                       | TEST CONDITIONS                             | TYP | UNIT |
|---|---|-----|------|
| $C_{pd}$ Power dissipation capacitance per gate | $C_L = 50 \text{ pF}$ , $f = 1 \text{ MHz}$ | 51  | pF   |

---

**PARAMETER MEASUREMENT INFORMATION**



LOAD CIRCUIT



VOLTAGE WAVEFORMS

NOTES:

- A.  $C_L$  includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
- C. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**

# 74AC11138 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER

SCAS042B – MAY 1988 – REVISED APRIL 1996

## APPLICATION INFORMATION




Figure 2. 24-Bit Decoding Scheme

### APPLICATION INFORMATION




Figure 3. 32-Bit Decoding Scheme

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples        |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|----------------|
| 74AC11138D       | ACTIVE        | SOIC         | D               | 16   | 40          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AC11138                 | <b>Samples</b> |
| 74AC11138DR      | ACTIVE        | SOIC         | D               | 16   | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AC11138                 | <b>Samples</b> |
| 74AC11138DRG4    | ACTIVE        | SOIC         | D               | 16   | 2500        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AC11138                 | <b>Samples</b> |
| 74AC11138N       | ACTIVE        | PDIP         | N               | 16   | 25          | Pb-Free (RoHS)          | CU NIPDAU               | N / A for Pkg Type   | -40 to 85    | 74AC11138N              | <b>Samples</b> |
| 74AC11138NSR     | ACTIVE        | SO           | NS              | 16   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AC11138                 | <b>Samples</b> |
| 74AC11138PW      | ACTIVE        | TSSOP        | PW              | 16   | 90          | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AE138                   | <b>Samples</b> |
| 74AC11138PWR     | ACTIVE        | TSSOP        | PW              | 16   | 2000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | AE138                   | <b>Samples</b> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

## PACKAGE OPTION ADDENDUM

17-Mar-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS




|    |   |
|----|---|
| A0 | Dimension designed to accommodate the component width     |
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| 74AC11138DR  | SOIC         | D               | 16   | 2500 | 330.0              | 16.4               | 6.5     | 10.3    | 2.1     | 8.0     | 16.0   | Q1            |
| 74AC11138NSR | SO           | NS              | 16   | 2000 | 330.0              | 16.4               | 8.2     | 10.5    | 2.5     | 12.0    | 16.0   | Q1            |
| 74AC11138PWR | TSSOP        | PW              | 16   | 2000 | 330.0              | 12.4               | 6.9     | 5.6     | 1.6     | 8.0     | 12.0   | Q1            |


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| 74AC11138DR  | SOIC         | D               | 16   | 2500 | 333.2       | 345.9      | 28.6        |
| 74AC11138NSR | SO           | NS              | 16   | 2000 | 367.0       | 367.0      | 38.0        |
| 74AC11138PWR | TSSOP        | PW              | 16   | 2000 | 367.0       | 367.0      | 35.0        |

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.

D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.

E. Reference JEDEC MS-012 variation AC.


4040047-6/M 06/11

## LAND PATTERN DATA


D (R-PDSO-G16)

PLASTIC SMALL OUTLINE


Example Board Layout  
(Note C)



Stencil Openings  
(Note D)



Example  
Non Soldermask Defined Pad



Example  
Pad Geometry  
(See Note C)

Example  
Solder Mask Opening  
(See Note E)

4211283-4/E 08/12


- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## MECHANICAL DATA

**NS (R-PDSO-G\*\*)**

**14-PINS SHOWN**


**PLASTIC SMALL-OUTLINE PACKAGE**



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



4040064-4/G 02/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.


D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153

## LAND PATTERN DATA

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




4211284-3/G 08/15

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## N (R-PDIP-T\*\*)

16 PINS SHOWN

## PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D. The 20 pin end lead shoulder width is a vendor option, either half or full width.