SCAS215B - JANUARY 1988 - REVISED JUNE 1997

<ul> <li>Inputs Are TTL-Voltage Compatible</li> <li>Flow-Through Architecture Optimizes PCB</li> </ul>	DB, DW, N, OR PW PACKAGE (TOP VIEW)
Layout	
<ul> <li>Center-Pin V<sub>CC</sub> and GND Configurations</li></ul>	2Y [ 2 19 ] 2A
Minimize High-Speed Switching Noise	3Y [ 3 18 ] 3A
<ul> <li>EPIC<sup>™</sup> (Enhanced-Performance Implanted</li></ul>	GND [ 4 17 ] NC
CMOS) 1-µm Process	GND [ 5 16 ] V <sub>CC</sub>
<ul> <li>500-mA Typical Latch-Up Immunity at</li></ul>	GND [] 6 15 ]] V <sub>CC</sub>
125°C	GND [] 7 14 ]] NC
<ul> <li>Package Options Include Plastic</li></ul>	4Y [] 8 13 [] 4A
Small-Outline (DW), Shrink Small-Outline	5Y [] 9 12 [] 5A
(DB), and Thin Shrink Small-Outline (PW)	6Y [] 10 11 [] 6A
Packages and Standard Plastic (N) 300-mil DIPs	NC – No internal connection

#### description

This device contains six independent inverters. It performs the Boolean function  $Y = \overline{A}$ .

The 74ACT11004 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each inverter)						
INPUT A	OUTPUT Y					
Н	L					
L	Н					

#### logic symbol<sup>†</sup>

1A	20	1		1Y
	19	•	2	
2A	18		3	2Y
3A	13		8	3Y 4Y
4A	12		9	
5A	11		10	5Y
6A			<u> </u>	6Y

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCAS215B - JANUARY 1988 - REVISED JUNE 1997

#### logic diagram (positive logic)



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>		
Input voltage range, V <sub>I</sub> (see Note 1)		
Output voltage range, V <sub>O</sub> (see Note 1)		–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ).		
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>C</sub>	с)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	-	±50 mA
Continuous current through V <sub>CC</sub> or GND		±150 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2)	: DB package	115°C/W
	DW package	
	N package	67°C/W
	PW package	128°C/W
Storage temperature range, T <sub>stg</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

#### recommended operating conditions

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
IОН	High-level output current		-24	mA
IOL	Low-level output current		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
Τ <sub>Α</sub>	Operating free-air temperature	-40	85	°C



SCAS215B - JANUARY 1988 - REVISED JUNE 1997

	TEST CONDITIONS	Vaa	Т	4 = 25°C	;	MIN	MAY	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	
	1 50.04	4.5 V	4.4			4.4		
	I <sub>OH</sub> = -50 μA	5.5 V	5.4			5.4		
VOH		4.5 V	3.94			3.8		V
	I <sub>OH</sub> = -24 mA	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
		4.5 V			0.1		0.1	
	I <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1	
VOL	$l_{m} = 24 \text{ mA}$	4.5 V			0.36		0.44	V
	$I_{OL} = 24 \text{ mA}$	5.5 V			0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
lj	$V_{I} = V_{CC}$ or GND	5.5 V			±0.1		±1	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40	μA
$\Delta I_{CC}^{\ddagger}$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V			0.9		1	mA
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V		3.5				pF

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

<sup>†</sup>Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ns.

<sup>‡</sup>This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# switching characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	4 = 25°C	;	MIN	МАХ	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	IVIIIN	IVIAA	
<sup>t</sup> PLH	٨	v	1.5	5.3	9	1.5	9.7	20
<sup>t</sup> PHL	A	I	1.5	6.4	8.7	1.5	9.6	ns


# operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER Cod Power dissipation capacitance per inverter		TEST CONDITIONS		
C <sub>pd</sub>	Power dissipation capacitance per inverter	C <sub>L</sub> = 50 pF,	f = 1 MHz	32	pF



SCAS215B - JANUARY 1988 - REVISED JUNE 1997

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QLY	(2)	(6)	(3)		(4/5)	
74ACT11004DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AT004	Samples
74ACT11004DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT11004	Samples
74ACT11004DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT11004	Samples
74ACT11004N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	74ACT11004N	Samples
74ACT11004PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AT004	Samples
74ACT11004PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AT004	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### PACKAGE OPTION ADDENDUM

17-Mar-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

\*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AC	T11004DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Aug-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ACT11004DBR	SSOP	DB	20	2000	367.0	367.0	38.0

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



### LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

#### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



# **PACKAGE OUTLINE**

#### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

