SCAS124B - MARCH 1990 - REVISED APRIL 1996

25 25 25 LK

24

<ul> <li>Members of the Texas Instruments Widebus<sup>™</sup> Family</li> <li>Inputs Are TTL-Voltage Compatible</li> </ul>	SN54ACT16374 WD PACKAGE 74ACT16374 DL PACKAGE (TOP VIEW)
<ul> <li>3-State Bus-Driving True Outputs</li> </ul>	
<ul> <li>Flow-Through Architecture Optimizes PCB Layout</li> </ul>	1 OE [] 1 48 ]] 1 CLK 1 Q1 [] 2 47 ]] 1 D1 1 Q2 [] 3 46 ]] 1 D2
<ul> <li>Distributed Center-Pin V<sub>CC</sub> and GND Configurations Minimize High-Speed Switching Noise</li> </ul>	GND
<ul> <li>EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) 1-µm Process</li> </ul>	V <sub>CC</sub> 7 42 V <sub>CC</sub> 1Q5 8 41 1D5
<ul> <li>500-mA Typical Latch-Up Immunity at 125°C</li> </ul>	1Q6 9 40 106 GND 10 39 GND
<ul> <li>Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and</li> </ul>	1Q7 [ 11 38 ] 1D7 1Q8 [ 12 37 ] 1D8 2Q1 [ 13 36 ] 2D1
380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center	2Q2   14 35   2D2 GND   15 34   GND 2Q3   16 33   2D3
Pin Spacings	2Q4 [ 17 32 ] 2D4
description	V <sub>CC</sub>   18 31   V <sub>CC</sub> 2Q5   19 30   2D5
The SN54ACT16374 and 74ACT16374 are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed specifically for driving highly-capacitive or relatively low-impedance	2Q6 20 29 2D6 GND 21 28 GND 2Q7 22 27 2D7 2Q8 23 26 2D8

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

An output-enable input ( $\overline{OE}$ ) can be used to place the outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state provides the capability to drive bus lines in a bus-organized system without need for interface or pullup components.  $\overline{OE}$  does not affect the internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74ACT16374 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit board area.

The SN54ACT16374 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16374 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

loads. They are particularly suitable for

implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

SCAS124B – MARCH 1990 – REVISED APRIL 1996

	FUNCTI (each	ON TAI	
	INPUTS	OUTPUT	
ŌE	CLK	D	Q
L	$\uparrow$	Н	Н
L	$\uparrow$	L	L
L	H or L	Х	Q <sub>0</sub>
Н	Х	Х	Z

## logic symbol<sup>†</sup>


1 <mark>0E</mark>	1	EN2			
1CLK	48	> C1			
2 <mark>0E</mark>	24	EN4			
2CLK	25	> C3			
		L			
1D1	47	1D	2 ▽	2	1Q1
1D2	46		2 •	3	1Q2
1D3	44			5	1Q3
1D4	43			6	1Q4
1D5	41			8	1Q5
1D6	40			9	1Q6
1D7	38			11	1Q7
1D8	37			12	1Q8
2D1	36	3D	4 ▽	13	2Q1
2D1	35	30	4 ∨	14	2Q2
2D2 2D3	33			16	2Q2
2D3 2D4	32			17	2Q3 2Q4
2D4 2D5	30			19	2Q4 2Q5
	29			20	
2D6 2D7	27			22	2Q6 2Q7
	26			23	
2D8					2Q8

<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS124B - MARCH 1990 - REVISED APRIL 1996

#### logic diagram (positive logic)



To Seven Other Channels

**To Seven Other Channels** 

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Output voltage range, V <sub>O</sub> (see Note 1)	-0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±400 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

#### recommended operating conditions (see Note 3)

		SN5	4ACT16	SN54ACT16374 74			74	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage (see Note 4)	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
VI	Input voltage	0		VCC	0		VCC	V
VO	Output voltage	0		VCC	0		VCC	V
ЮН	High-level output current			-24			-24	mA
IOL	Low-level output current			24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	-55		125	-40		85	°C

NOTES: 3. Unused inputs must be held high or low to prevent them from floating.

4. All V<sub>CC</sub> and GND pins must be connected to the proper voltage supply.



SCAS124B - MARCH 1990 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	Τį	λ = 25°C	;	SN54AC	Г16374	74ACT	16374	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	1	4.5 V	4.4			4.4		4.4		
	I <sub>OH</sub> = -50 μA	5.5 V	5.4			5.4		5.4		
	I <sub>OH</sub> = -24 mA	4.5 V	3.94			3.7		3.8		
VOH	OH = -24 mA	5.5 V	4.94			4.7		4.8		V
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
		4.5 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	5.5 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 24 mA	4.5 V			0.36		0.5		0.44	
VOL	10L - 24 110	5.5 V			0.36		0.5		0.44	V
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V					1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V							1.65	
lj	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			±0.1		±1		±1	μA
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		160		80	μΑ
$\Delta I_{CC}^{\ddagger}$	One input at 3.4 V, Other inputs at GND or $V_{CC}$	5.5 V			0.9		1		1	mA
Ci	$V_{I} = V_{CC} \text{ or } GND$	5 V		4.5						pF
Co	$V_{O} = V_{CC}$ or GND	5 V		12						pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to V<sub>CC</sub>.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> =	T <sub>A</sub> = 25°C		Г16374	74ACT	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	0	65	0	65	0	65	MHz	
	Pulse duration	CLK low	7.5		7.5		7.5		
tw	Fuse duration	CLK high	4.5		4.5		4.5		ns
t <sub>su</sub>	Setup time, data before $CLK^\uparrow$		6.5		6.5		6.5		ns
th	Hold time, data after $CLK^\uparrow$		1		1		1		ns



SCAS124B - MARCH 1990 - REVISED APRIL 1996

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO (OUTPUT)	T <sub>A</sub> = 25°C			SN54AC1	16374	74ACT	16374	UNIT
PARAMETER	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>max</sub>			65			65		65		MHz
<sup>t</sup> PLH	CLK	Q	5.1	8.8	10.9	5.1	13.2	5.1	12.4	ns
<sup>t</sup> PHL	OLK	Q	5.3	8.8	10.9	5.3	13.1	5.3	12.2	115
<sup>t</sup> PZH	OE	Q	3.7	8.4	10.5	3.7	12.7	3.7	11.9	ns
<sup>t</sup> PZL	ÛE	Q	4.4	9.7	11.9	4.4	14.3	4.4	13.4	115
<sup>t</sup> PHZ	OE	0	5.4	7.9	9.8	5.4	10.9	5.4	10.4	ns
<sup>t</sup> PLZ	UE	Q	4.9	7.2	9.1	4.9	10.2	4.9	9.8	115

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST CO	TYP	UNIT		
C <sub>pd</sub>	Dower dissinction consolitance per flip flop	Outputs enabled	$C_{1} = 50 \text{ pc}$	f = 1 MHz	52	pF
	Power dissipation capacitance per flip-flop	Outputs disabled	C <sub>L</sub> = 50 pF,		38	



SCAS124B - MARCH 1990 - REVISED APRIL 1996



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. Cl includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 3 ns, t<sub>f</sub> = 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms





25-Oct-2016

## PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9202501MXA	ACTIVE	CFP	WD	48	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9202501MX A SNJ54ACT16374W D	Samples
74ACT16374DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16374	Samples
74ACT16374DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16374	Samples
74ACT16374DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16374	Samples
74ACT16374DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ACT16374	Samples
SNJ54ACT16374WD	ACTIVE	CFP	WD	48	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9202501MX A SNJ54ACT16374W D	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

25-Oct-2016

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· · ·	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ACT16374DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74ACT16374DLR	SSOP	DL	48	1000	367.0	367.0	55.0

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



## **MECHANICAL DATA**

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

#### **CERAMIC DUAL FLATPACK**

#### WD (R-GDFP-F\*\*)

48 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only
  - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
    - GDFP1-F56 and JEDEC MO-146AB



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated