

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d



August 2014

FPF3042 IntelliMAX[™] 18 V-Rated, Dual-Input, Single-Output, **Power-Source-Selector Switch**

Features

- Dual-Input, Single-Output Load Switch (DISO)
- Input Supply Operating Range:
 - 4.0 V~12.4 V at V_{IN}
 - 4.0 V~12.4 V at V_{BUS}
- Typical RON:
 - 95 m Ω at V_{IN}=5 V
 - 70 mΩ at V_{BUS}=5 V
- Bidirectional Switch for VIN and VBUS
- Slew Rate Controlled:
 - 50 μ s at V_{IN} for < 4.7 μ F C_{OUT}
 - 90 μ s at V_{BUS} for < 4.7 μ F C_{OUT}
- Maximum I_{SW}: 2.7 A per Channel
- **Break-Before-Make Transition**
- Under-Voltage Lockout (UVLO)
- Over-Voltage Lockout (OVLO)
- Thermal Shutdown
- Logic CMOS IO Meets JESD76 Standard for GPIO Interface and Related Power Supply Requirements
- ESD Protected:
 - Human Body Model: >3 kV
 - Charged Device Model: >1.5 kV
 - IEC 61000-4-2 Air Discharge: >15 kV
 - IEC61000-4-2 Contact Discharge: >8 kV

Description

The FPF3042 is an 18 V-rated Dual-Input Single-Output (DISO) load switch consisting of two channels of slewrate-controlled, low-on-resistance, N-channel MOSFET switches with protection features. The slew-ratecontrolled turn-on characteristic prevents inrush current and the resulting excessive voltage droop on the input power rails. The input voltage range operates from 4.0 V to 12.4 V at both V_{BUS} and V_{IN} to align with the needs of high-voltage portable device power rails.

Both V_{IN} and V_{BUS} have the over-voltage protection of 14 V (typical) to avoid damage to the system.


V_{IN} and V_{BUS} bidirectional switching allows reverse current from V_{OUT} to V_{IN} or V_{BUS} for On-The-Go, (OTG) Mode. The switching is controlled by logic input EN and VIN SEL is capable of interfacing directly with low-voltage control signal General-Purpose Input / Output (GPIO).


FPF3042 is available in 1.76 mm x 1.96 mm Wafer-Level Chip-Scale Package (WLCSP), 16-bump, 0.4 mm pitch.

Applications

- Input Power-Selection Block Supporting USB and Wireless Charging
- Smart Phone / Tablet PC

Ordering information								
Part Number	Top Mark	Channel	Typical R _{oN} per Channel at 5 V _{IN}	Rise Time (t _R)	Package			
			95 m Ω for V $_{\text{IN}}$	50 μs for V_{IN}	16-Bump, 1.76 mm x 1.96 mm,			
FPF3042UCX	TR DISO	70 m Ω for V_{BUS}	90 μs for V_{BUS}	Wafer-Level Chip-Scale Package (WLCSP), 0.4 mm Pitch				





FPF3042 • Rev. 1.0.1

Pin Configuration



Figure 4. Pin Assignment (Top View)

Pin Description




Figure 5. Pin Assignment (Bottom View)

Pin #	Name	Input / Output	Description
A1, B1, C1	V _{BUS}	Input / Output	V_{BUS} at USB: Power input / output; bi-directional switch when $V_{IN_SEL} = LOW$.
A4, B4, C4	V _{IN}	Input / Output	V_{IN} Supply Input: Power input / output; bi-directional switch when $V_{IN_SEL} = HIGH$.
A2, A3, B3, C3	V _{OUT}	Input / Output	Switch Output: Power input / output
C2	EN	Input	Enable : Active HIGH; EN voltage ≥ 2.5 V can power internal circuit when V _{IN} and V _{BUS} are absent. 1 M Ω pull-down resistor is included.
D4	V _{IN_SEL}	Input / Output	$\label{eq:supply} \begin{array}{l} \textbf{Supply Selector \& Status: Input power source selection input and status output. This signal is ignored during EN=LOW. \\ \textbf{Selector input during EN=HIGH:} \\ \textbf{HIGH} = switch V_{IN} \mbox{ to } V_{OUT} \ / \ LOW = switch V_{BUS} \mbox{ to } V_{OUT}. \\ \textbf{Status output during EN=LOW:} \\ \textbf{HIGH} = V_{IN} \mbox{ is used for } V_{OUT} \ / \ LOW = V_{BUS} \mbox{ is used for } V_{OUT}. \end{array}$
D3	DF_IN	Input	Default Supply Selector during EN=LOW: Floating = V_{BUS} connects to V_{OUT} . LOW = V_{IN} connects to V_{OUT} . This signal is ignored during EN=HIGH. 1 µA pull-up current source is included.
B2	Other_V _{IN_AVA}	Output	Other Supply Input Status: Open-drain output. HIGH-Z = both V_{IN} and V_{BUS} are valid. LOW = the other power source is not valid.
D1, D2	GND		Ground

Table	а. Т	ruth Table					
EN	$V_{IN} > V_{UVLO}$	V _{BUS} >V _{UVLO}	V_{IN_SEL}	DF_IN	Other_V _{IN_AVA}	V _{OUT}	Comment
HIGH	Х	х	LOW	х	HI-Z if V _{IN} & V _{BUS} >V _{UVLO} LOW if V _{IN} or V _{BUS} <v<sub>UVLO</v<sub>	V _{BUS}	V _{OUT} is selected by V _{IN_SEL}
HIGH	Х	х	HIGH	х	HI-Z if V _{IN} & V _{BUS} >V _{UVLO} LOW if V _{IN} or V _{BUS} <v<sub>UVLO</v<sub>	V _{IN}	Bidirectional channel
LOW	YES	NO	HIGH	Х	LOW	V _{IN}	Automatic selection to
LOW	NO	YES	LOW	х	LOW	V _{BUS}	valid input V _{IN_SEL} is output.
LOW	YES	YES	LOW	Floating	HIGH-Z	V _{BUS}	V _{OUT} is selected by
LOW	YES	YES	HIGH	LOW	HIGH-Z	V _{IN}	DF_IN V _{IN_SEL} is output.
LOW	NO	NO	Х	Х	LOW	Floating	OFF

Notes:

Internal pull-down at EN.
1 μA pull-up current source at DF_IN.

Absolute Maximum Ratings

Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameters					
	Continuous			-1.4	10.0		
V	V_{IN} , V_{BUS} to GND	Pulsed, 100 ms Maximum No	n-Repetitive	-2.0	18.0		
V _{PIN}	V _{OUT} to GND ⁽³⁾			-0.3	16.0	V	
	EN, DF_IN, V _{IN_SEL} , C	ther_V _{IN_AVA} to GND		-0.3	6.0		
			T _A =25°C		2.70		
	T _A =65°C				2.70	_	
Isw	Maximum Continuous	Switch Current per Channel	T _A =75°C		2.50	A	
	T _A =85°C				2.25		
t _{PD}	Total Power Dissipation at T _A =25°C				2.25	W	
TJ	Operating Junction Temperature				+150	°C	
T _{STG}	Storage Junction Ten	nperature		-65	+150	°C	
θJA	Thermal Resistance,	Junction-to-Ambient (1in. Square	e Pad of 2 oz. Copper)		55 ⁽⁴⁾	°C/W	
		Human Body Model, ANSI/ES	DA/JEDEC JS-001-2012	3.0			
		Charged Device Model, JESD	22-C101	1.5			
ESD	Electrostatic Discharge Capability	IEC61000-4-2 System Level ⁽⁵	Air Discharge (V _{IN} , V _{BUS} to GND)	15.0		kV	
		TECOTODO-4-2 System Lever	Contact Discharge (V_{IN} , V_{BUS} to GND)	8.0			

Notes:

3. If an external voltage of more than 13 V is applied to V_{OUT} , the slew rate should be <1 V/ms from 13 V.

4. Measured using 2S2P JEDEC standard PCB.

5. System-level ESD can be guaranteed by design.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameters	Min.	Max.	Unit
V	V _{IN}	4.0	12.4	N/
V _{PIN}	V _{BUS}	4.0	12.4	v
T _A	Ambient Operating Temperature	-40	+85	°C


Electrical Characteristics


 $V_{\text{IN}}\text{=}4$ to 12.4 V, $V_{\text{BUS}}\text{=}4$ to 12.4 V, $T_{\text{A}}\text{=}\text{-}40$ to 85°C unless otherwise noted. Typical values are at $V_{\text{IN}}\text{=}V_{\text{BUS}}\text{=}5$ V, EN=HIGH and $T_{\text{A}}\text{=}25^{\circ}\text{C}$ unless otherwise noted.

Symbol	Parameters	Condition	Min.	Тур.	Max.	Uni
V _{IN}	Input Voltage from V _{IN}		4.0		12.4	V
V _{BUS}	Input Voltage from V _{BUS}		4.0		12.4	V
		I _{OUT} =0 mA, EN=HIGH, V _{IN} or V _{BUS} =5 V		55	120	μA
lQ	Quiescent Current	$I_{OUT}=0$ mA, EN=5 V, V_{IN} and $V_{BUS}=GND$		33	70	μA
		V _{IN} =12 V, I _{OUT} =200 mA, T _A =25°C		95		
		V _{IN} =8 V, I _{OUT} =200 mA, T _A =25°C		95		
	On Resistance for V_{IN}	V _{IN} =5 V, I _{OUT} =200 mA, T _A =25°C		95	150	mΩ
5		V _{IN} =5 V, I _{OUT} =200 mA, T _A =25°C to 85°C ⁽⁶⁾			200	
R _{ON}		V _{BUS} =12 V, I _{OUT} =200 mA, T _A =25°C		70		
		V _{BUS} =6 V, I _{OUT} =200 mA, T _A =25°C		70		
	On Resistance for V _{BUS}	V _{BUS} =5 V, I _{OUT} =200 mA, T _A =25°C		70	100	mΩ
		V _{BUS} =5 V, I _{OUT} =200 mA, T _A =25°C to 85°C ⁽⁶⁾			140	
VIH	Input Logic High Voltage	V _{IN} , V _{BUS} = 4.0 V~12.4 V	1.15			V
VIL	Input Logic Low Voltage	V _{IN} , V _{BUS} =4.0 V~12.4 V			0.52	V
V _{EN(OTG)}	EN Voltage in OTG Mode ⁽⁶⁾	VIN & VBUS=Float or VIN & VBUS <vuvlo< td=""><td>2.5</td><td></td><td></td><td>V</td></vuvlo<>	2.5			V
$R_{EN_{PD}}$	Pull-Down Resistance at EN			1000		kΩ
Protectio	n					
V _{UVLO} Ur	I had a Note that I a should Thread and	VIN or VBUS Rising	3.05	3.50	4.00	V
	Under-Voltage Lockout Threshold	V _{IN} or V _{BUS} Falling	2.55	3.00	3.55	V
VUVHYS	Under-Voltage Lockout Hysteresis			0.5		V
		V _{IN} Rising Threshold	12.9	14.0	15.0	V
.,		V _{IN} Falling Threshold	12.4	13.5	14.5	V
Vovlo	Over-Voltage Lockout Threshold	V _{BUS} Rising Threshold	12.9	14.0	15.0	V
		V _{BUS} Falling Threshold	12.4	13.5	14.5	V
		V _{IN}		0.5		V
Vovhys	Over-Voltage Lockout Hysteresis	V _{BUS}		0.5		V
T _{SDN}	Thermal Shutdown Threshold			150		°C
T _{SDNHYS}	Thermal Shutdown Hysteresis			20		°C
Reverse (Current Blocking (RCB)		•		1	
I _{RCB}	VIN or VBUS Current During RCB	V _{OUT} =8 V, V _{IN} or V _{BUS} =GND			30	μA
Dynamic	Characteristics					
	V _{OUT} Rise Time, V _{BUS} ^(6,7)			90		
t _R	V _{OUT} Rise Time, V _{IN} ^(6,7)			50		μs
t _F	V _{OUT} Fall Time ^(6,7)	V _{IN} =V _{BUS} =5 V, R _L =150 Ω, C _L =4.7 μF, T _A =25°C		1.4		ms
t _{TRAN}	Transition Delay ^(6,7)		50	100		ms
t _{SD}	Selection Delay ^(6,7)	1		50	l	μs

6. This parameter is guaranteed by characterization and/or design; not production tested.

 $t_{SD}/t_{TRAN}/t_R/t_F$ are defined in Figure 6. 7.





90

70

60

50 40

30 20

10

0

-40

-20

V_{Bus} = 4.0V-6.9V

0

20

Figure 12. V_{BUS} On Resistance (mΩ) vs. Temperature

T_J, JUNCTION TEMPERATURE (°C)

40

(am) 80

VBUS_On Resistance




Figure 11. V_{IN} On Resistance (mΩ) vs. Temperature





Figure 13.V_{IN} On Resistance (m Ω) vs. Supply Voltage Figure 14.V_{BUS} On Resistance (m Ω) vs. Supply Voltage


FPF3042 — IntelliMAX[™] 18 V-Rated, Dual-Input, Single-Output, Power-Source-Selector Switch

I_{OUT} = 200mA

80

60





Operation and Application Information

The FPF3042 is an 18 V, 2.7 A-rated, Dual-Input Single-Output (DISO) N-channel MOSFET load switch with slew-rate-controlled and low on resistance. The input operating range is from 4 V to 12.4 V at V_{BUS} and at V_{IN} . The internal circuitry is powered from the highest voltage source among V_{IN} , V_{BUS} , and EN.

Input Power-Source Selection

The input power source can be selected by V_{IN_SEL} and DF_IN, respectively, depending on the EN state. When EN is HIGH, the input source is selected by V_{IN_SEL} regardless of DF_IN. If V_{IN_SEL} is LOW, V_{BUS} is selected. If V_{IN_SEL} is HIGH, V_{IN} is selected.

Table 2. Inpu	it Power	Selection	by VIN	SEL
---------------	----------	-----------	--------	-----

EN	V _{IN} >V _{UVLO}	V _{BUS} >V _{UVLO}	$V_{\text{IN}_{\text{SEL}}}$	DF_IN	V _{OUT}
HIGH	Х	Х	LOW	Х	V_{BUS}
HIGH	Х	Х	HIGH	Х	V_{IN}

When EN is LOW, the input source is selected by DF_IN and the number of valid input sources. If only one input source is valid (greater than V_{UVLO(MAX)}), the source is selected automatically, regardless of DF_IN, to make charging path in case the battery is depleted. If both V_{BUS} and V_{IN} have valid input sources, the input source is selected by DF_IN. If DF_IN is LOW, V_{IN} is selected. If DF_IN is HIGH or floating, V_{BUS} is selected. DF_IN is biased HIGH with an internal 1 µA pull-up current source.

Table 3.	Input F	Power	Selection	by	DF	IN

EN	$V_{IN} > V_{UVLO}$	V _{BUS} >V _{UVLO}	V_{IN_SEL}	DF_IN	V _{OUT}
LOW	YES	NO	HIGH	Х	VIN
LOW	NO	YES	LOW	Х	V _{BUS}
LOW	YES	YES	LOW	Floating	V _{BUS}
LOW	YES	YES	HIGH	LOW	V _{IN}
LOW	NO	NO	Х	Х	Floating

 V_{IN_SEL} can be the status output to indicate which input power source is used during EN is LOW. If V_{IN} is used, V_{IN_SEL} shows HIGH. If V_{BUS} is used, V_{IN_SEL} shows LOW. The voltage level of HIGH signal is 5.3 V if any one of V_{IN} , V_{BUS} , or EN is higher than 5.3 V. The signal

is highest voltage among $V_{\text{IN}},~V_{\text{BUS}},$ and EN if none of them is higher than 5.3 V.

EN Voltage for Control Logic Power Supply

Internal control logic is powered from the highest voltage among V_{IN} , V_{BUS} , and V_{EN} . If valid V_{IN} or V_{BUS} higher than UVLO is applied, ON/OFF control by EN should be accomplished with V_{IH}/V_{IL} . If EN powers the internal control block without valid V_{IN} and V_{BUS} , more than 2.5 V is required on the EN pin to operate properly.

Over-Voltage Protection (OVP)

The FPF3042 includes over-voltage protection at both V_{IN} and V_{BUS}. If V_{IN} or V_{BUS} is higher than 14 V (typical), the power switch is off until input voltage is lower than the over-voltage trip level by a hysteresis voltage of 0.5 V.

Reverse Power Supply for OTG

The bidirectional switch allows reverse power for On-The-Go (OTG) operation. Even if both V_{IN} and V_{BUS} are unavailable, reverse power can be supported if internal control circuitry is powered by EN.

Reverse-Current Blocking (RCB)


FPF3042 supports reverse-current blocking during EN LOW and an unselected channel.

Thermal Shutdown


During thermal shutdown, the power switch is turned off if junction temperature exceeds 150°C to avoid damage.


Wireless Charging System


FPF3042 can be used as an input power selector supporting Travel Adaptor (TA) and Wireless Charging (WC) with a single-input-based battery charger or Power Management IC (PMIC), including a charging block as shown in Figure 31. The system can recognize an input power source change between 5 V TA and 5 V WC without detection circuitry because FPF3042 has a 100 ms transition delay. OTG Mode can be supported without an additional power path, such as a MOSFET.




Product Specific Package Information							
D	E	X	Y				
1.96 mm ±0.03 mm	1.76 mm ±0.03 mm	0.28 mm	0.38 mm				








RECOMMENDED LAND PATTERN (NSMD PAD TYPE)



TOP VIEW



SIDE VIEWS

NOTES:


- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE PER ASME Y14.5M, 1994.
- D. DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.

<u>E</u>PACKAGE NOMINAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).

F. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.

G. DRAWING FILNAME: MKT-UC016AArev2.

APPROVALS	DATE	FAIR	<u>ен</u> ш			
L. England	10-26-09	SEMICO				
^{DFTG. CHK.} E. Shacham	10-26-09	10				
ENGR. CHK.		16BALL WLCSP, 4X4 ARRAY 0.4MM PITCH, 250UM BALL				
			.4101101	F I I G I , 2		
PROJECTIO	N	SCALE	SIZE	DRAWING NUMBER	2	REV
		N/A	N/A	MKT-l	JC016AA	2
INCH IMM		DO NO	ESCALE	DRAWING	SHEET 1 of	1



BOTTOM VIEW

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC