Memory ReRAM

4M (512 K \times 8) Bit SPI

MB85AS4MT

■ DESCRIPTION

MB85AS4MT is a ReRAM (Resistive Random Access Memory) chip in a configuration of 524,288 words \times 8 bits, using the resistance-variable memory process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

MB85AS4MT adopts the Serial Peripheral Interface (SPI).

MB85AS4MT is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MB85AS4MT can be used for 1.2×10^6 rewrite operations.

■ FEATURES

Bit configuration : 4 Mbits (524,288 words × 8 bits)
 Serial Peripheral Interface : SPI (Serial Peripheral Interface)

Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1)

Write buffer size : 256 bytesOperating frequency : 5 MHz (Max)

Data endurance
 Data retention
 Operating power supply voltage
 1.2 × 10⁶ times / byte
 10 years (+85 °C)
 1.65 V to 3.6 V

• Operating power supply current : Rewrite current 1.3 mA (Typ)

Read-out current 0.2 mA (Typ@5 MHz)

Standby current 10 μA (Typ) Sleep current 2 μA (Typ)


Operation ambient temperature range : -40 °C to +85 °C

• Package : 8-pin plastic SOP (FPT-8P-M11)

RoHS compliant




■ PIN ASSIGNMENT



■ PIN FUNCTIONAL DESCRIPTIONS


Pin No.	Pin Name	Functional description
1	CS	Chip Select pin This is an input pin to make chips select. When \overline{CS} is "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored for this time. When \overline{CS} is "L" level, device is in select (active) status. \overline{CS} has to be "L" level before inputting op-code.
3	WP	Write Protect pin This is a pin to control writing to a status register. The writing of status register (see "■ STATUS REGISTER") is protected in related with WP and WPEN. See "■ WRITING PROTECT" for detail.
7	HOLD	Hold pin This pin is used to interrupt serial input/output without making chips deselect. When HOLD is "L" level, hold operation is activated, SO becomes High-Z, SCK and SI become do not care. While the hold operation, CS has to be retained "L" level.
6	SCK	Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge.
5	SI	Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data.
2	SO	Serial Data Output pin This is an output pin of serial data. Reading data of ReRAM memory cell array and status register data are output. This is High-Z during standby.
8	VDD	Supply Voltage pin
4	VSS	Ground pin

■ BLOCK DIAGRAM




■ SPI MODE

MB85AS4MT corresponds to the SPI mode 0 (CPOL = 0, CPHA = 0), and SPI mode 3 (CPOL = 1, CPHA = 1).



■ SERIAL PERIPHERAL INTERFACE (SPI)

MB85AS4MT works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.



■ STATUS REGISTER

Bit No.	Bit Name	Function
7	WPEN	Status Register Write Protect This is a bit composed of nonvolatile memories (ReRAM). WPEN protects writing to a status register (refer to "■ WRITING PROTECT") relating with WP input. Writing with the WRSR command and reading with the RDSR command are possible.
6 to 4	_	Not Used Bits These are bits composed of volatile memories, writing with the WRSR command is possible. These bits are not used but they are read with the RDSR command.
3	BP1	Block Protect This is a bit composed of nonvolatile memory. This defines size of write
2	BP0	protect block for the WRITE command (refer to "■ BLOCK PROTECT"). Writing with the WRSR command and reading with the RDSR command are possible.
1	WEL	Write Enable Latch This indicates ReRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations. After power ON. The rising edge of CS after WRDI command recognition. The end of writing process after WRSR command recognition. The end of writing process after WRITE command recognition.
0	WIP	Write In Progress This indicates ReRAM Array and status register are in writing process. During this writing process, any commands except RDSR will not be executed (refer to "2. WIP polling"). With the RDSR command, reading is possible but writing is not possible with the WRSR command.

■ OP-CODE


MB85AS4MT accepts 8 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If $\overline{\text{CS}}$ is risen while inputting op-code, the command are not performed.

Name	Description	Op-code
WREN	Set Write Enable Latch	0000 0110в
WRDI	Reset Write Enable Latch	0000 0100в
RDSR	Read Status Register	0000 0101в
WRSR	Write Status Register	0000 0001в
READ	Read Memory Code	0000 0011в
WRITE	Write Memory Code	0000 0010в
RDID	Read Device ID	1001 1111в
SLEEP	Sleep Mode	1011 1001в

■ COMMAND


• WREN

The WREN command sets WEL (Write Enable Latch) . WEL has to be set with the WREN command before writing operation (WRSR command and WRITE command) .




• WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRSR command and WRITE command) are not performed when WEL is reset.



• RDSR


The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of $\overline{\text{CS}}$.



• WRSR


The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit 0 of the status register cannot be written. The SI value corresponding to bit 0 is ignored. WP signal level shall be fixed before performing WRSR command, and do not change the WP signal level until the end of command sequence.

After rising edge of $\overline{\text{CS}}$, MB85AS4MT starts writing operation to nonvolatile register and set WIP bit in status register to "1". After this writing operation has finished, reset this WIP bit from "1" to "0". Although the RDSR command is executable for WIP polling during this writing process, any other commands will not be performed.



• READ

The READ command reads ReRAM memory cell array data. Arbitrary 24 bits address and op-code of READ are input to SI. The 5-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When \overline{CS} is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before \overline{CS} rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.




• WRITE

The WRITE command writes data to ReRAM memory cell array. WRITE op-code, arbitrary 24 bits of address and 8 bits of writing data are input to SI. The 5-bit upper address bit is invalid.


During the \overline{CS} is low, input writing data are temporary saved in the data register. The maximum writing data size is 256 bytes during this \overline{CS} = low period. If the input writing data are more than 8 bits, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle can be continued up to 256 bytes (which is the size of data register). Data exceed 256 bytes can not be written.

After rising edge of $\overline{\text{CS}}$, MB85AS4MT starts writing operation to nonvolatile memory and set WIP bit in status register to "1". After this writing operation has finished, reset this WIP bit from "1" to "0". Although the RDSR command is executable for WIP polling during this writing process, any other commands will not be performed.



• RDID


The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until $\overline{\text{CS}}$ is risen. RDID command is applicable to "Up to 25 MHz operation".




• SLEEP

The SLEEP command shifts the LSI to a low power mode called "SLEEP mode". The transition to the SLEEP mode is carried out at the rising edge of \overline{CS} after operation code in the SLEEP command. However, when at least one SCK clock is inputted before the rising edge of \overline{CS} after operation code in the SLEEP command, this SLEEP command is canceled.

After the SLEEP mode transition, SCK and SI inputs are ignored and SO changes to a Hi-Z state.



Returning to an normal operation from the SLEEP mode is carried out after trec (Max 400 μ s) time from the falling edge of \overline{CS} (see the figure below). It is possible to return \overline{CS} to H level before trec time. However, it is prohibited to bring down \overline{CS} to L level again during trec period.



■ WRITING OPERATION OF NONVOLATILE MEMORY


Each input data is not written to the nonvolatile memory by unit of byte right after its data input. Multiple bytes up to maximum 256 bytes are temporarily saved to the data register. After the command input is finished and rising edge of \overline{CS} , start writing operation from this data register to the nonvolatile memory.

1. Address counter control

In case of memory access by WRITE and READ commands, after the end of op-code and address input, it is possible to keep on accessing (= reading or writing) with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles while $\overline{\rm CS}$ is low level. However, for the WRITE command, continuous writing is restricted by the limit of buffer size in the data register.

When it reaches the most significant address, it rolls over to the starting address, and this automatic address increment will be continued by the address counter control.


Over write protection to the nonvolatile memory is enabled by BP0 and BP1 bits in status register. When the memory address exceed it from write protected block to unprotected block by address counter control, write to the unprotected block only. Similarly, when memory address exceed it from unprotected block to protected block, does not write to the protected block.



2. WIP polling

After the last writing data was input, writing to the nonvolatile memory needs tWC waiting time from the rising edge of $\overline{\text{CS}}$. This tWC time becomes larger than a minimum clock cycle. Production variation and operating condition are considered, and this maximum tWC value is defined. In the usual operation, this tWC time is shorter than the maximum value. Therefore, MB85AS4MT supports WIP polling to improve memory access by optimizing the waiting time.

After starting the data writing to nonvolatile memory, MB85AS4MT sets "1" to a volatile register related to the WIP bit in status register. After finished the writing operation, reset this WIP bit from "1" to "0". Although the usual commands are not executable during this writing process, only the RDSR command is acceptable. RDSR command outputs the value of status register to SO. It is possible to confirm if the internal writing operation to nonvolatile memory is finished or not, by checking the corresponding bit to WIP in output data from SO.



RDSR command also outputs the WPEN, BP1 and BP0 of status register to SO. In the polling after WRSR command, MB85AS4MT outputs the WPEN, BP1 and BP0 data which is set before the writing to nonvolatile memory is completed. On the other hand for WEL and WIP, MB85AS4MT outputs (WEL,WIP)=2'b11 when the writing to nonvolatile memory is not completed. When it is competed, outputs (WEL,WIP)=2'b00.

If continuously sending clocks to SCK during \overline{CS} = low, it is also possible to keep on outputting WPEN to WIP bits in status register in unit of 8 cycles since 17th clock. In case the WIP polling is applied, WIP and WEL bits in status register output to SO by RDSR command are updated regularly.

Figure shows the example of RDSR command input with continuously sending clocks over 17 during $\overline{\text{CS}}$ = low, before the writing process of WRSR command is finished.

■ BLOCK PROTECT

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

BP1	BP0	Protected Block
0	0	None
0	1	60000н to 7FFFFн (upper 1/4)
1	0	40000н to 7FFFFн (upper 1/2)
1	1	00000н to 7FFFFн (all)


■ WRITING PROTECT

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, WP as shown in the table.

WEL	WPEN	WP	Protected Blocks	Unprotected Blocks	Status Register
0	Х	Х	Protected	Protected	Protected
1	0	Х	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

■ HOLD OPERATION

Hold status is retained without aborting a command if HOLD is "L" level while \overline{CS} is "L" level. The timing for starting and ending hold status depends on the SCK to be "H" level or "L" level when a HOLD pin input is transited to the hold condition as shown in the diagram below. In case the HOLD pin transited to "L" level when SCK is "L" level, return the HOLD pin to "H" level at SCK being "L" level. In the same manner, in case the HOLD pin transited to "L" level when SCK is "H" level, return the HOLD pin to "H" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become do not care. And, SO becomes High-Z while reading command (RDSR, READ). \overline{CS} shall be set to "L" level during hold status.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Parameter	Symbol	Min	Max	Unit
Power supply voltage*	V _{DD}	- 0.5	+ 4.0	V
Input voltage*	Vin	- 0.5	V _{DD} + 0.5	V
Output voltage*	Vоит	- 0.5	V _{DD} + 0.5	V
Operation ambient temperature	TA	- 40	+ 85	°C
Storage temperature	Tstg	- 55	+ 125	°C

^{*:}These parameters are based on the condition that Vss is 0 V.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.

Do not exceed any of these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
raidilletei	Symbol	Min	Тур	Max	Offic
Power supply voltage*1	V _{DD}	1.65	3.3	3.6	V
Operation ambient temperature*2	TA	- 40	_	+ 85	°C

^{*1:} These parameters are based on the condition that Vss is 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

^{*2:} Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol Condition				Unit	
Parameter	Syllibol	Condition	Min	Тур	Max	Ullit
Input leakage current	[lu]	$\overline{\text{CS}}, \overline{\text{WP}}, \text{SCK, SI,} \ \overline{\text{HOLD}} = 0 \text{ V to VDD}$	_	_	1	μΑ
Output leakage current	ILO	SO = 0 V to V _{DD}	_		1	μΑ
Operating power supply	I _{DD}	SCK = 5 MHz (read)	_	0.2	0.5	mA
current	IDD	SCK = 5 MHz (write)	_	1.3	3.0	mA
Standby current	Isa	$SCK = SI = \overline{CS} = V_{DD}$	_	10	45	μΑ
Sleep current	Izz	CS = V _{DD} All inputs Vss or V _{DD}	_	2	5	μΑ
Input high voltage	ViH	V _{DD} = 1.65 V to 3.6 V	$V_{DD} \times 0.8$		V _{DD} + 0.5	V
Input low voltage	VıL	V _{DD} = 1.65 V to 3.6 V	- 0.5		$V_{DD} \times 0.2$	V
Output high voltage	Vон	$I_{OH} = -1.5 \text{ mA } @V_{DD} \ge 1.8 \text{ V}$ $I_{OH} = -1.2 \text{ mA } @V_{DD} < 1.8 \text{ V}$	V _{DD} - 0.5	_	_	V
Output low voltage	Vol	$I_{OL} = 1.5 \text{ mA } @V_{DD} \ge 1.8 \text{ V}$ $I_{OL} = 1.2 \text{ mA } @V_{DD} < 1.8 \text{ V}$	_	_	0.4	V

2. AC Characteristics

Doromotor	Cumbal	Value			l lmit	Condition
Parameter	Symbol	Min	Тур	Max	Unit	Condition
SCK clock frequency	fск	0	_	5	MHz	
Clock high time	t сн	60	_	_	ns	
Clock low time	t cL	60	_	_	ns	
Chip select set up time	t csuн	60			ns	CS rising to SCK rising
Chip select set up time	t csuL	60	_		115	CS falling to SCK rising
	t сsнн	60	_			SCK rising to $\overline{\text{CS}}$ falling
Chip select hold time	t cshl	60			ns	SCK rising to CS rising
	t csH	50				SCK falling to CS rising
Output disable time	t od	_	_	60	ns	
Output data valid time	t odv			60	ns	
Output hold time	tон	0	_	_	ns	
Deselect time	t□	160	_		ns	
Data rising time	t R	_	_	50	ns	
Data falling time	t⊧	_	_	50	ns	
Data set up time	t su	20	_		ns	
Data hold time	tн	20	_		ns	
HOLD set uptime	t HS	20	_		ns	
HOLD hold time	tнн	20	_		ns	
HOLD output floating time	t HZ	_	_	60	ns	
HOLD output active time	tız	_	_	60	ns	
Write cycle time	t wc	_	8500	17000	μs	@50% data turn over (0xAAAA => 0xCCCC)
		_	16000	25000	μs	@100% data turn over
SLEEP recovery time	t rec	_		400	μs	


AC Test Condition

 $\begin{array}{lll} \mbox{Power supply voltage} & : 1.65 \mbox{ V to } 3.6 \mbox{ V} \\ \mbox{Operation ambient temperature} & : -40 \mbox{ }^{\circ}\mbox{C to } +85 \mbox{ }^{\circ}\mbox{C} \\ \mbox{Input voltage magnitude} & : \mbox{V}_{DD} \times 0.8 \leq \mbox{V}_{IH} \leq \mbox{V}_{DD} \end{array}$

 $0 \le V_{\text{IL}} \le V_{\text{DD}} \times 0.2$

Input rising time : 5 ns
Input falling time : 5 ns
Input judge level : VDD/2
Output judge level : VDD/2

AC Load Equivalent Circuit




3. Pin Capacitance


Parameter	Symbol	Condition	Va	Unit	
raiametei	Symbol	Condition	Min	Max	Oille
Output capacitance	Со	$V_{DD} = V_{IN} = V_{OUT} = 0 V$,	_	8	pF
Input capacitance	Сі	f = 1 MHz, T _A = +25 °C	_	6	pF

■ TIMING DIAGRAM


Serial Data Timing



• Hold Timing



■ POWER ON/OFF SEQUENCE



Parameter	Symbol	Va	Unit	
Farameter	Symbol	Min	Max	O III
CS level hold time at power OFF	tpd	25	_	ms
CS level hold time at power ON	tpu	400	_	μs
Power supply rising time	tr	0.05	_	ms/V
Power supply falling time	tf	0.1	_	ms/V

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

■ ReRAM CHARACTERISTICS

Parameter	Value		Unit	Remarks	
Parameter	Min	Max	Offic	Veillaiks	
Write Endurance	1.2×10^6	_	Times/byte	Operation Ambient Temperature T _A = +85 °C	
Data Retention	10	_	Years	Operation Ambient Temperature $T_A = +85$ °C Retention time of the first reading/writing data right after shipment.	
Data register size	_	256	byte		


■ NOTE ON USE

We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

■ ESD AND LATCH-UP

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant	MB85AS4MTPF-G-BCERE1	≥ 2000 V
ESD MM (Machine Model) JESD22-A115 compliant		≥ 200 V
ESD CDM (Charged Device Model) JESD22-C101 compliant		≥ 1000 V
Latch-Up (I-test) JESD78 compliant		_
Latch-Up (V _{supply} overvoltage test) JESD78 compliant		_
Latch-Up (Current Method) Proprietary method		_
Latch-Up (C-V Method) Proprietary method		≥ 200 V


• Current method of Latch-Up Resistance Test



Note: The voltage V_{IN} is increased gradually and the current I_{IN} of 300 mA at maximum shall flow. Confirm the latch up does not occur under $I_{IN}=\pm300$ mA.

In case the specific requirement is specified for I/O and I_{IN} cannot be 300 mA, the voltage shall be increased to the level that meets the specific requirement.

• C-V method of Latch-Up Resistance Test



Note: Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle. Repeat this process 5 times. However, if the latch-up condition occurs before completing 5times, this test must be stopped immediately.

■ MB85AS4MTPF (8-pin plastic SOP) REFLOW CONDITIONS AND FLOOR LIFE

[JEDEC MSL] : Moisture Sensitivity Level 3 (ISP/JEDEC J-STD-020D)


■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES


This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.

■ ORDERING INFORMATION


Part number	Package	Shipping form	Minimum shipping quantity
MB85AS4MTPF-G-BCERE1	8-pin plastic SOP (FPT-8P-M11)	Embossed Carrier tape	500

■ PACKAGE DIMENSION






■ MARKING



■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
6	■ STATUS REGISTER	Bit 6 to 4: revised to volatile memory. WEL: revised the reset condition.
14	■ HOLD OPERATION	Revised CS operation during hold status.



FUJITSU SEMICONDUCTOR LIMITED

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan http://ip.fujitsu.com/fsl/en/

All Rights Reserved.

FUJITSU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.

Edited: System Memory Business Division