

ST2329B

2-bit dual supply level translator without direction control pin, open drain output



Features

- 18 Mbps (max.) data rate when driven by a totem pole driver
- 6.8 Mbps (max.) data rate when driven by an open drain pole driver
- Bi-directional level translation without direction control pin
- Wide V_L voltage range of 1.65 to 3.6 V
- Wide V_{CC} voltage range of V_L to 5.5 V

Datasheet - production data

- Power-down mode feature: when either supply is OFF, all I/Os are in high impedance
- Low quiescent current (max. 4 µA)
- Able to be driven by totem pole and open drain drivers
- 5.5 V tolerant Enable pin
- ESD performance on all pins: ±2 kV HBM
- Small package and footprint: QFN8 (1.4 x 1.2 x 0.55 mm) package

Applications

- Low-voltage system level translation
- Mobile phones and other mobile devices
- I²C level translation
- UART level translation

Table 1. Device summary

Order code	Package	Packing	Package topmark
ST2329BQTR	QFN8 (1.4 x 1.2 x 0.55 mm)	Tape and reel (3000 parts per reel)	ЗA

This is information on a product in full production.

Contents

1	cription	
2	Pins	settings6
	2.1	Pin connection
	2.2	Pin description
3	Devi	ce block diagrams7
4	Sup	plementary notes
	4.1	Driver requirements
	4.2	Load driving capability
	4.3	Power-off feature
	4.4	Truth table
5	Max	imum rating
	Reco	mmended operating conditions
6	Elec	trical characteristics
	6.1	DC characteristics
	6.2	AC characteristics
		6.2.1 Device driven by open drain driver
		6.2.2 Device driven by totem pole driver
7	Wav	eforms
8	Pacl	age mechanical data 19
9	Revi	sion history



List of tables

Table 1.	Device summary
Table 2.	Pin description
Table 3.	Truth table
Table 4.	Absolute maximum ratings
Table 5.	Recommended operating conditions9
Table 6.	DC characteristics
Table 7.	AC characteristics - test conditions: V_L = 1.65 - 1.8 V
	(device driven by open drain driver)
Table 8.	AC characteristics - test conditions: $V_L = 2.5 - 2.7 V$
	(device driven by open drain driver)
Table 9.	AC characteristics - test conditions: V_L = 2.7 - 3.6 V
	(device driven by open drain driver)
Table 10.	AC characteristics - test conditions: V_L = 1.65 - 1.8 V
	(device driven by totem pole driver) 14
Table 11.	AC characteristics - test conditions: V_L = 2.5 - 2.7 V
	(device driven by totem pole driver) 15
Table 12.	AC characteristics - test conditions: V_L = 2.7 - 3.6 V
	(device driven by totem pole driver)
Table 13.	Test circuit switches
Table 14.	Waveform symbol value
Table 15.	Mechanical data for QFN8 (1.4 x 1.2 x 0.55 mm) - 0.40 mm pitch
Table 16.	QFN8 carrier tape dimensions - 8 mm width 21
Table 17.	Document revision history



List of figures

Figure 1.	Pin connection (top through view)	. 6
	Block diagram	
Figure 3.	Application block diagram.	. 7
Figure 4.	Test circuit	16
Figure 5.	Waveform - propagation delay (f = 1 MHz; 50% duty cycle)	17
Figure 6.	Waveform - output enable and disable time (f = 1 MHz; 50% duty cycle)	18
Figure 7.	Package outline for QFN8 (1.4 x 1.2 x 0.55 mm) - 0.40 mm pitch	20
Figure 8.	QFN8 carrier tape - 8 mm width	21
Figure 9.	QFN8 reel for carrier tape - 8 mm width	21



57

1 Description

The ST2329B device is a 2-bit dual supply level translator which provides the level shifting capability to allow data transfer in a multi-voltage system. Externally applied voltages, V_{CC} and V_L , set the logic levels on either side of the device. It utilizes a transmission gate-based design that allows bi-directional level translation without a control pin.

The ST2329B device accepts V_L from 1.65 to 3.6 V and V_{CC} from 1.80 to 5.5 V, making it ideal for data transfer between low-voltage ASICs/PLD and higher voltage systems. This device has a tristate output mode which can be used to disable all I/Os.

The ST2329B device supports power-down mode when V_{CC} is grounded/floating and the device is disabled via the OE pin.



2 Pin settings

2.1 Pin connection



2.2 Pin description

Table 2. Pin description

Pin number	Symbol	Name and function
1	VL	Supply voltage
2	I/O _{VL1}	Data input/output
3	I/O _{VL2}	Data input/output
4	GND	Ground
5	OE	Output enable
6	I/O _{VCC2}	Data input/output
7	I/O _{VCC1}	Data input/output
8	V _{CC}	Supply voltage



3 Device block diagrams



Figure 2. Block diagram

- 1. When OE is LOW, all I/Os are in high-impedance mode.
- 2. The ST2329BQTR has 2 channels. For simplicity, the diagram above shows only 1 channel.



Figure 3. Application block diagram



4 Supplementary notes

4.1 Driver requirements

The ST2329BQTR may be driven by an open drain or totem pole driver and the nature of the device output is "open drain". It must not be used to drive a pull-down resistor as the impedance of the output at HIGH state depends on the pull-up resistor placed at the I/Os.

As the device has pull-up resistors on both the I/O_{VCC} and I/O_{VL} ports, the user needs to ensure that the driver is able to sink the required amount of current. For example, if the settings are V_{CC} = 5.5 V, V_L = 4.3 V, and the pull-up resistor is 10 kΩ, then the driver must be able to sink at least (5.5 V / 10 kΩ) + (4.3 V / 10 kΩ) = 1 mA and still meet the V_{IL} requirements of the ST2329BQTR.

4.2 Load driving capability

To support the open drain system, the one-shot transistor is turned on only during high transition at the output side. When it drives a high state, after the one-shot transistor is turned off, only the pull-up resistor is able to maintain the state. In this case, the resistive load is not recommended.

4.3 Power-off feature

In some applications where it may be required to turn off one of the power supplies powering up the level translator, the user can turn off the V_{CC} only when the OE pin is low (device is disabled). There is no current consumption in V_L due to floating gates or other causes, and the I/Os are in a high-impedance state in this mode.

4.4 Truth table

Enable	Bi-directional input/output						
OE	I/O _{VCC}	I/O _{VL}					
H ⁽¹⁾	H ⁽²⁾	H ⁽¹⁾					
H ⁽¹⁾	L	L					
L	Z ⁽³⁾	Z ⁽³⁾					

Table 3. Truth table

1. High level V_L power supply referred.

2. High level V_{CC} power supply referred.

3. Z = high-impedance.



5 Maximum rating

Stressing the device above the rating listed in *Table 4: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in *Table 5: Recommended operating conditions* of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
VL	Supply voltage	-0.3 to 4.6	V
V _{CC}	Supply voltage	-0.3 to 6.5	V
V _{OE}	DC control input voltage	-0.3 to 6.5	V
V _{I/OVL}	DC I/O _{VL} input voltage (OE = GND or V_L)	-0.3 to V _L + 0.3	V
V _{I/OVCC}	DC I/O _{VCC} input voltage (OE = GND or V_L)	-0.3 to V _{CC} + 0.3	V
Ι _{ΙΚ}	DC input diode current	-20	mA
I _{I/OVL}	DC output current	±25	mA
II/OVCC	DC output current	±25	mA
I _{SCTOUT}	Short-circuit duration, continuous	40	mA
PD	Power dissipation ⁽¹⁾	500	mW
T _{STG}	Storage temperature	-65 to 150	°C
TL	Lead temperature (10 seconds)	300	°C
ESD	Electrostatic discharge protection (HBM)	±2	kV

1. 500 mW: 65 °C derated to 300 mW by 10 mW / °C: 65 °C to 85 °C.

Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VL	Supply voltage	1.65	—	3.6	V
V _{CC}	Supply voltage	VL	_	5.5	V
V _{OE}	Input voltage (OE output enable pin, V _L power supply referred)	0	_	3.6	V
V _I / _{OVL}	I/O _{VL} voltage	0	—	V_{L}	V
V _{I/OVCC}	I/O _{VCC} voltage	0	_	V _{CC}	V
T _{op}	Operating temperature	-40	_	85	°C
dt/dV	Input rise and fall time	0	_	1	ns/V



6 Electrical characteristics

6.1 DC characteristics

Over recommended operating conditions unless otherwise noted. All typical values are at T_A = 25 $^\circ\text{C}.$

	Parameter		v _{cc}	Test conditions	Value					
Symbol		VL			T _A = 25 °C			-40 to	Unit	
					Min.	Тур.	Max.	Min.	Max.	
V _{IHL}		1.65			1.4	_	_	1.4	_	
		2.0			1.6	_	_	1.6	_	
	High level input voltage (I/O _{VL})	2.5	V_L to 5.5	_	2.0	-	-	2.0	-	V
		3.0			2.4	_	_	2.4	-	
		3.6			2.8	_	_	2.8	-	
		1.65			_	_	0.3	-	0.3	
		2.0			—	-	0.4	-	0.4	
V _{ILL}	Low level input voltage (I/O _{VL})	2.5	V _L to 5.5	_	—	-	0.5	-	0.5	V
		3.0			_	_	0.6	-	0.6	-
		3.6			—	-	0.8	-	0.8	
	High level input		1.8		1.6	_	_	1.6	-	
			2.5		2.3	_	_	2.3	-	
N .			3.0		2.7	_	_	2.7	-	V
V _{IHC}	voltage (I/O _{VCC})	1.05 to V _{CC}	3.6		3.3	-	-	3.3	-	
			4.3		3.5	-	-	3.5	-	
			5.5		4.2	-	-	4.2	-	
V _{ILC}	Low level input	1.65 - 2.5	3 - 5.5	_	—	-	-	0.3	-	V
▼ ILC	voltage (I/O _{VCC})	2.7 - 3.6	3.6 - 5.5	_	—	-	_	0.5	_	
		1.65			1.0	_	_	1.0	-	
				1.2	_	_	1.2	_		
V _{IH-OE}	High level input voltage (OE)		-	1.4	_	_	1.4	_	V	
		3.0			1.6	_	_	1.6	_	
		3.6			2.0	_	_	2.0	_	

Table 6. DC characteristics



							Value			
Symbol	Parameter	V _L V _{CC}	v _{cc}	Test conditions	T _A = 25 °C			-40 to 85 °C		Unit
					Min.	Тур.	Max.	Min.	Max.	
		1.65			—	—	0.33	—	0.33	
V _{IL-OE} Low level input voltage (OE)		2.0			_	_	0.40	_	0.40	
	2.5	V_L to 5.5		_	—	0.50	_	0.50	V	
	3.0			_	—	0.60	_	0.60		
		3.6			_	—	0.75		0.75	
V _{OLL}	Low level output voltage (I/O _{VL})	1.65 to 3.6	V_L to 5.5	IO = 1.0 mA I/O _{VCC} ≤ 0.15 V	_	_	0.40	_	0.40	V
V _{OLC}	Low level output voltage (I/O _{VCC})	1.65 to 3.6	V_L to 5.5	IO = 1.0 mA I/O _{VL} ≤ 0.15 V	_	_	0.40	_	0.40	V
I _{OE}	Control input leakage current (OE)	1.65 to 3.6	V_L to 5.5	V _{OE} = GND or V _L	_	_	±0.1	_	±0.1	μA
I _{IO_LKG}	High impedance leakage current (I/O _{VL} , I/O _{VCC})	1.65 to 3.6	V_L to 5.5	OE = GND	_	_	±0.1	_	±0.1	μA
Ι _{ανсс}	Quiescent supply current V _{CC}	1.65 to 3.6	V_L to 5.5	Only pull-up resistor connected to I/O	_	3	3.5	_	4	μA
I _{QVL}	Quiescent supply current V _L	1.65 to 3.6	V_L to 5.5	only pull-up resistor connected to I/O	_	0.01	0.1	_	1	μΑ
I _{Z-VCC}	High impedance quiescent supply current V _{CC}	1.65 to 3.6	V _L to 5.5	OE = GND; only pull-up resistor connected to I/O	_	3	3.5	_	4	μΑ
I _{Z-VL}	High impedance quiescent supply current V _L	1.65 to 3.6	V _L to 5.5	OE = GND; only pull-up resistor connected to I/O	_	0.01	0.1	_	1	μΑ

Table 6. DC characteristics (continued)



6.2 AC characteristics

6.2.1 Device driven by open drain driver

Load C_L = 15 pF; R_{UP} = 4.7 kΩ; driver t_R = t_F ≤ 6 ns over temperature range -40 °C to 85 °C.

Table 7. AC characteristics - test conditions: V_L = 1.65 - 1.8 V (device driven by open drain driver)

Symbol	Parameter -		V _{CC} = 1.	.8 - 2.5 V	V _{CC} = 2.7	′ - 3.6 V	V _{CC} = 4.	3 - 5.5 V	Unit
Symbol			Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{RVCC}	Rise time I/O _{VCC}		_	80.0	_	60.0	_	45.0	ns
t _{FVCC}	Fall time I/O _{VCC}		1	23.2	_	33.9	_	53.3	ns
t _{RVL}	Rise time I/O_{VL}		-	60.0	_	45.0	_	35.0	ns
t _{FVL}	Fall time I/O _{VL}		-	16.4	—	17.6	-	16.9	ns
	t _{I/OVL-VCC} Propagation delay time I/O _{VL-LH} to I/O _{VCC-LH} I/O _{VL-HL} to I/O _{VCC-HL}	t _{PLH}	-	3.4	—	2.0	-	2.0	ns
^t I/OVL-VCC		t _{PHL}	_	13.9	_	19.1	_	30.2	ns
	Propagation delay time	t _{PLH}	1	2.0	—	2.0	_	2.6	ns
^t I/OVCC-VL	I/O _{VCC-LH} to I/O _{VL-LH}	t _{PHL}	Ι	8.6	_	9.0	_	9.5	ns
t _{PZL}	t _{PZL} Output enable and disable time		-	10	_	10	_	10	ns
t _{PLZ}			_	40	_	40	-	40	ns
D _R	Data rate ⁽¹⁾		_	1.8	_	2.2	_	3.4	MHz

1. The data rate is guaranteed based on the condition that the output I/O signal rise/fall time is less than 15% of the input I/O signal period; the input I/O signal is at 50% duty cycle and the output I/O signal duty cycle deviation not less than 30%.



	Symbol Parameter		V _{CC} = 2.7 - 3.6 V		V _{CC} = 4.3 - 5.5 V		
Symbol			Min.	Max.	Min.	Max.	Unit
t _{RVCC}	Rise time I/O _{VCC}		—	70.0	_	50.0	ns
t _{FVCC}	Fall time I/O _{VCC}		_	14.8	_	19.1	ns
t _{RVL}	Rise time I/O _{VL}		_	50.0	_	35.0	ns
t _{FVL}	Fall time I/O _{VL}		-	9.8	_	10.0	ns
	Propagation delay time I/O _{VL-LH} to I/O _{VCC-LH} I/O _{VL-HL} to I/O _{VCC-HL}	t _{PLH}	_	2.0	_	2.0	ns
ti/ovl-vcc		t _{PHL}	_	8.2	_	11.6	ns
	Propagation delay time	t _{PLH}	_	2.0	_	2.0	ns
ti/ovcc-vl	I/O _{VCC-LH} to I/O _{VL-LH}	t _{PHL}	_	5.3	_	5.9	ns
t _{PZL}	t _{PZL} Output enable and		_	6	_	6	ns
t _{PLZ}	disable time	Dis	-	40	_	40	ns
D _R	Data rate ⁽¹⁾		-	2.2	_	3.0	MHz

Table 8. AC characteristics - test conditions: $V_L = 2.5 - 2.7 V$ (device driven by open drain driver)

 The data rate is guaranteed based on the condition that the output I/O signal rise/fall time is less than 15% of the input I/O signal period; the input I/O signal is at 50% duty cycle and the output I/O signal duty cycle deviation not less than 30%.

Table 9. AC	characteristics - test co	onditions: V _L = 2.7	7 - 3.6 V (devid	e driven by open drain o	driver)

Symbol	Parameter	V _{CC} = 4.3 - 5.5 V		Unit	
Symbol	Falameter	Min.	Max.	Unit	
t _{RVCC}	Rise time I/O _{VCC}		_	55.0	ns
t _{FVCC}	Fall time I/O _{VCC}		_	17.2	ns
t _{RVL}	Rise time I/O _{VL}		_	40.0	ns
t _{FVL}	Fall time I/O _{VL}		-	9.7	ns
	Propagation delay time	t _{PLH}	_	2.0	ns
ti/OVL-VCC	I/O _{VL-LH} to I/O _{VCC-LH} I/O _{VL-HL} to I/O _{VCC-HL}	t _{PHL}	_	10.6	ns
	Propagation delay time	t _{PLH}	-	2.0	ns
ti/ovcc-vl	I/O _{VCC-LH} to I/O _{VL-LH} I/O _{VCC-HL} to I/O _{VL-HL}	t _{PHL}	_	4.8	ns
t _{PZL}	Output anable and disable time	En	-	6	ns
t _{PLZ}	Output enable and disable time	Dis	—	40	ns
D _R	Data rate ⁽¹⁾	_	—	3.0	MHz

1. The data rate is guaranteed based on the condition that the output I/O signal rise/fall time is less than 15% of the input I/O signal period; the input I/O signal is at 50% duty cycle and the output I/O signal duty cycle deviation not less than 30%.



6.2.2 Device driven by totem pole driver

Load C_L = 15 pF; R_{UP} = 10 k Ω ; driver t_R = t_F ≤ 6 ns over temperature range -40 °C to 85 °C.

Symbol	ol Parameter		nhol Parameter		V _{CCB} = 1	.8 - 2.5 V	V _{CCB} = 2	.7 - 3.6 V	V _{CCB} = 4	.3 - 5.5 V	Unit
Symbol			Min.	Max.	Min.	Max.	Min.	Max.	Onit		
t _{RVCC}	Rise time I/O _{VCC}		_	11.2	_	6.9	_	2.0	ns		
t _{FVCC}	Fall time I/O _{VCC}		-	23.2	-	33.9	-	43.9	ns		
t _{RVL}	Rise time I/O _{VL}		-	8.7	-	8.6	-	8.5	ns		
t _{FVL}	Fall time I/O _{VL}		-	16.4	-	17.6	-	16.9	ns		
t _{I/OVL} -	Propagation delay time	t _{PLH}	-	6.5	-	4.5	-	4.1	ns		
VCC	I/O _{VL-LH} to I/O _{VCC-LH} I/O _{VL-HL} to I/O _{VCC-HL}	t _{PHL}	-	13.9	-	19.1	-	30.2	ns		
t _{I/OVCC} -	Propagation delay time	t _{PLH}	-	4.5	-	4.6	-	4.0	ns		
VL	I/O _{VCC-LH} to I/O _{VL-LH} I/O _{VCC-HL} to I/O _{VL-HL}	t _{PHL}	_	8.6	_	9.0	_	9.5	ns		
t _{PZL}	Output enable and	En	-	15	-	15	-	20	ns		
t _{PLZ}			-	40	-	40	-	40	ns		
D _R	Data rate ⁽¹⁾		-	6.4	-	4.5	-	3.4	MHz		

Table 10. AC characteristics - test conditions: $V_{L} = 1.65 - 1.8 V$
(device driven by totem pole driver)

 The data rate is guaranteed based on the condition that the output I/O signal rise/fall time is less than 15% of the input I/O signal period; the input I/O signal is at 50% duty cycle and the output I/O signal duty cycle deviation not less than 30%.



Symbol	Parameter		V _{CC} = 2.7 - 3.6 V		V _{CC} = 4.	Unit	
Symbol			Min.	Max.	Min.	Max.	Unit
t _{RVCC}	Rise time I/O _{VCC}		—	6.9	—	4.0	ns
t _{FVCC}	Fall time I/O _{VCC}		—	14.8	-	19.1	ns
t _{RVL}	Rise time I/O _{VL}		—	5.3	-	5.6	ns
t _{FVL}	Fall time I/O _{VL}		—	9.8	-	10.0	ns
	Propagation delay time I/O _{VCC-LH} to I/O _{VL-LH} I/O _{VCC-HL} to I/O _{VL-HL}	t _{PLH}	—	3.2	-	3.1	ns
ti/ovl-vcc		t _{PHL}	—	8.2	—	11.6	ns
	Propagation delay time	t _{PLH}	—	2.6	-	2.2	ns
ti/ovcc-vl	I/O _{VCC-LH} to I/O _{VL-LH} I/O _{VCC-HL} to I/O _{VL-HL}	t _{PHL}	-	5.3	—	5.9	ns
t _{PZL}	Output enable and	En	—	8	-	12	ns
t _{PLZ}	disable time	Dis	_	40	_	40	ns
D _R	Data rate ⁽¹⁾		—	9	_	6.8	MHz

Table 11. AC characteristics - test conditions: $V_L = 2.5 - 2.7 V$ (device driven by totem pole driver)

1. The data rate is guaranteed based on the condition that the output I/O signal rise/fall time is less than 15% of the input I/O signal period; the input I/O signal is at 50% duty cycle and the output I/O signal duty cycle deviation not less than 30%.

Table 12. AC characteristics - test conditions: $V_L = 2.7 - 3.6 V$ (device driven by totem pole driver)

Symbol	Parameter	V _{CC} = 4.3 - 5.5 V		Unit	
Symbol	Falameter	Min.	Max.	Unit	
t _{RVCC}	Rise time I/O _{VCC}		_	4.3	ns
t _{FVCC}	Fall time I/O _{VCC}		-	17.2	ns
t _{RVL}	Rise time I/O _{VL}		-	4.5	ns
t _{FVL}	Fall time I/O _{VL}		_	9.7	ns
	Propagation delay time	t _{PLH}	_	2.7	ns
^t I/OVL-VCC	I/O _{VL-LH} to I/O _{VCC-LH} I/O _{VL-HL} to I/O _{VCC-HL}	t _{PHL}	_	10.6	ns
	Propagation delay time	t _{PLH}	-	1.9	ns
^t I/OVCC-VL	I/O _{VCC-LH} to I/O _{VL-LH} I/O _{VCC-HL} to I/O _{VL-HL}	t _{PHL}	-	4.8	ns
t _{PZL}	Output enable and disable time	En	-	7	ns
t _{PLZ}			_	40	ns
D _R	Data rate ⁽¹⁾		_	7.2	MHz

 The data rate is guaranteed based on the condition that the output I/O signal rise/fall time is less than 15% of the input I/O signal period; the input I/O signal is at 50% duty cycle and the output I/O signal duty cycle deviation not less than 30%.





Test	Switch				
Test	Driving I/O _{VL}	Driving I/O _{VCC}	Open drain driving		
t _{PLH} , t _{PHL}	Open	Open	Open		



7 Waveforms

	Driving	g I/O _{VL}	Driving I/O _{VCC}		
Symbol	$1.8 \text{ V} \leq \text{ V}_{L} \leq \text{ V}_{CC} \leq 2.5 \text{ V}$	$3.3 \text{ V} \leq \text{V}_{\text{L}} \leq \text{V}_{\text{CC}} \leq 5.0 \text{ V}$	$1.8 \text{ V} \leq \text{V}_{\text{L}} \leq \text{V}_{\text{CC}} \leq 2.5 \text{ V}$	$\begin{array}{c} \textbf{3.3 V} \leq \textbf{V}_{L} \leq \textbf{V}_{CC} \leq \\ \textbf{5.0 V} \end{array}$	
V _{IH}	VL	VL	V _{CC}	V _{CC}	
V _{IM}	50% V _L	50% V _L	50% V _{CC}	50% V _{CC}	
V _{OM}	50% V _{CC}	50% V _{CC}	50% V _L	50% V _L	

Table 14. Waveform symbol value









Figure 6. Waveform - output enable and disable time (f = 1 MHz; 50% duty cycle)



8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.





Figure 7. Package outline for QFN8 (1.4 x 1.2 x 0.55 mm) - 0.40 mm pitch

1. Dimension b applies to the metallized terminal and is measured between 0.10 and 0.20 mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, dimension b should not be measured in that radius area.

- 2. Applied only for terminals.
- 3. Bilateral coplanarity zone applies to the exposed heatsink slug as well as the terminals.
- 4. Dimensions and tolerancing conform to ASME Y14.5M 1994.

Table 15. Mechanical data for QFN8 (1.4 x 1.2 x 0.55 mm) - 0.40 mm pitch

Symbol	I	Nata		
	Min.	Nom.	Max.	Note
A	0.50	0.55	0.60	
A1	0.00	-	0.05	
b	0.15	0.20	0.25	(1)
В	0	-	12°	(2)
e				
N		(3)		
L	0.25	0.30	0.35	

1. Dimension b applies to the metallized terminal and is measured between 0.10 and 0.20 mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, dimension b should not be measured in that radius area.

- 2. All dimensions are in millimeters, B is in degrees.
- 3. N is the total number of terminals.





Figure 8. QFN8 carrier tape - 8 mm width

1. Measured from centerline of sprocket hole to centerline of pocket.

- 2. Cumulative tolerance of 10 sprocket holes is \pm 0.20.
- 3. Measured from centerline of sprocket hole to centerline of pocket.
- 4. Other material available.
- 5. Typical SR of form tape max. $10^{\circ} \Omega/SR$.
- 6. All dimensions are in millimeters unless otherwise stated.

Table 16. QFN8 carrier tape dimensions - 8 mm width

	Carrier tape					
Symbol	Ao	Во	Ko	F	P1	W
Dimensions	1.52 ± 0.05	1.52 ± 0.05	0.73 ± 0.05	3.50 ± 0.05	4.00 ± 0.10	8.00 ± 0.10

Figure 9. QFN8 reel for carrier tape - 8 mm width





DocID023359 Rev 3

9 Revision history

Date	Revision	Changes
25-Jun-2012	1	Initial release.
03-Aug-2012	2 Updated Section 6.2.1, Section 6.2.2, Table 10, Table 11, an Table 12, added carrier tape (<i>Figure 8</i> and <i>Table 16</i>).	
18-Feb-2013	3	Updated document status (production data). Minor corrections throughout document.

Table 17. Document revision history



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



DocID023359 Rev 3