

## Low Power Consumption Step-down DC/DC Controller IC

### ■ GENERAL DESCRIPTION

The XC9252 series is a 30V operation step-down DC/DC controller IC. The external P-ch driver transistor is used to achieve a stable operation under low input voltage. Low ESR capacitors such as ceramic capacitors can be used for the load capacitor ( $C_L$ ).

A 0.8V reference voltage source is incorporated, and the output voltage can be set freely from 1.5V using external resistors ( $R_{FB1}$ ,  $R_{FB2}$ ).

280kHz to 550kHz can be selected for the switching frequency by connecting an external resistor to the  $R_{OSC}$  pin. The generation of unneeded noise can be reduced by this synchronization with an external CLK within  $\pm 25\%$  of the internal clock using the MODE/SYNC pin. In automatic PWM/PFM control, the IC operates by PFM control when the load is light to achieve high efficiency over the full load range from light to heavy.

The soft start time can be set as desired by adding an external capacitance to the SS pin.

With the built-in UVLO function, the driver transistor is forced OFF when input voltage becomes 2.5V or lower.

Internal protection circuits include over current protection, short-circuit protection, and thermal shutdown circuits to enable safe use.


### ■ APPLICATIONS

- Car navigation systems
- Car audios
- ETC automotives

### ■ FEATURES

<b>Input Voltage Range</b>	: 3.0V~30V (Absolute MAX. Rating: 36V)
<b>FB Voltage</b>	: 0.8V ( $\pm 2\%$ )
<b>Supply Current</b>	: 30 $\mu$ A (@300kHz)
<b>Oscillation Frequency</b>	: 280kHz~550kHz (External Resistor)
<b>External Clocking Synchronous</b>	: $\pm 25\%$ of the internal clock
<b>Control Method</b>	: PWM control (MODE:H) PWM/PFM (MODE:L)
<b>Soft-Start</b>	: External set (External C)
<b>Protection Circuits</b>	: Over current limit (External Resistor) Automatic Return (XC9252A/B) Integral latch protection (XC9252C) Thermal shutdown
<b>Output Capacitor</b>	: Low ESR Capacitor
<b>Operating Ambient Temperature</b>	: -40°C~+105°C
<b>Packages</b>	: TSSOP-16 (XC9252A/C) USP-10B (XC9252B)
<b>Environmentally Friendly</b>	: EU RoHS Compliant, Pb Free


### ■ TYPICAL APPLICATION CIRCUIT



### ■ TYPICAL PERFORMANCE CHARACTERISTICS

XC9252x08A( $V_{IN}=12V$ ,  $V_{OUT}=5.7V$ ,  $f_{OSC}=280kHz$ )


$L=22 \mu H$ (CLF12555-220M),  $C_N=10 \mu F$ (GRM32ER71H106KA12L),  
 $R_{OSC}=300k\Omega$ ,  $C_L=22 \mu F \times 2$ (GRM32ER71E226KE15L),  
 $R_{SENSE}=50m\Omega$ , PchMOSFET:2SJ668, SBD:CMS15




# XC9252 Series

## ■ BLOCK DIAGRAM


1) XC9252 Series, Type A



2) XC9252 Series, Type B



3) XC9252 Series, Type C



\* Diodes inside the circuit are an ESD protection diode and a parasitic diode.

## ■ PRODUCT CLASSIFICATION

### ● Ordering Information

XC9252①②③④⑤⑥-⑦

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
①	TYPE	A	Refer to Selection Guide
		B	
		C	
②③	Adjustable Output Voltage	08	Reference voltage is fixed in 0.8V
④	Oscillation Frequency	A	Adjustable
⑤⑥-⑦ (*1)	Packages (Order Unit)	VR-G	TSSOP-16 (3,000pcs/Reel) *Only Type A,C
		DR-G	USP-10B (3,000pcs/Reel) (*2) *Only Type B

(\*1) The “-G” suffix denotes Halogen and Antimony free as well as being fully EU RoHS compliant.


(\*2) The USP-10B reels are shipped in a moisture-proof packing.

### ● Selection Guide

TYPE	CHIP ENABLE	SOFT-START	CURRENT LIMITER	LATCH PROTECTION	THERMAL SHUTDOWN	UVLO
A	Yes	Yes	Yes	No	Yes	Yes
B	No	Yes	Yes	No	Yes	Yes
C	Yes	Yes	Yes	Yes	Yes	Yes

TYPE	SYNCHRONIZED WITH EXTERNAL CLOCK	POWER-GOOD
A	Yes	Yes
B	Yes	No
C	Yes	Yes

## ■ PIN CONFIGURATION



\* The dissipation pad for this IC should be solder-plated for mounting strength and heat dissipation. Please refer to the reference mount pattern and metal masking. The dissipation pad should be connected to the GND (No. 6) pin.

## ■ PIN ASSIGNMENT

PIN NUMBER		PIN NAME	FUNCTIONS
TSSOP-16	USP-10B		
5	2	VIN	Power Input
1	-	CE	Chip Enable
16	10	VL	Local Power Supply
10	-	PG	Power-good Output
14	8	SS	Soft-start Adjustment
15	9	FB	Output Voltage Sense
3	1	MODE/SYNC	Mode Control/External CLK Sync Pin
11	7	ROSC	Frequency Adjustment
9	6	GND	Ground
8	5	CLAMP	High Side Gate Clamp
7	4	ISENSE	Current Sense Pin
6	3	EXTB	External Transistor Drive Pin
2, 4, 12, 13	-	NC	No Connection

## ■ FUNCTION

XC9252 Series, Type A and Type C

PIN NAME	SIGNAL	STATUS
CE	L	Stand-by
	H	Active
	OPEN	Undefined State <sup>(*)1</sup>

XC9252 Series

PIN NAME	SIGNAL	STATUS
MODE /SYNC	L	PWM/PFM Automatic Control
	H	PWM control
	CLK	Synchronized with External Clock Signal ( PWM control )
	OPEN	Undefined State <sup>(*)1</sup>

<sup>(\*)1</sup> Please do not leave the CE and MODE/SYNC pin open.

## ■ABSOLUTE MAXIMUM RATINGS

Ta=25°C

PARAMETER	SYMBOL	RATINGS	UNITS
V <sub>IN</sub> Pin Voltage	V <sub>IN</sub>	-0.3 ~ +36	V
CE Pin Voltage	V <sub>CE</sub>	-0.3 ~ +36	V
FB Pin Voltage	V <sub>FB</sub>	-0.3 ~ +6.5	V
VL Pin Voltage	V <sub>VL</sub>	-0.3 ~ V <sub>IN</sub> +0.3 or +6.5 <sup>(*)1</sup>	V
VL Pin Current	I <sub>VL</sub>	10	mA
SS Pin Voltage	V <sub>SS</sub>	-0.3 ~ V <sub>VL</sub> +0.3 or +6.5 <sup>(*)2</sup>	V
ROSC Pin Voltage	V <sub>ROSC</sub>	-0.3 ~ V <sub>VL</sub> +0.3 or +6.5 <sup>(*)2</sup>	V
MODE/SYNC Pin Voltage	V <sub>MODE</sub>	-0.3 ~ +6.5	V
PG Pin Voltage <sup>(*)6</sup>	V <sub>PG</sub>	-0.3 ~ +6.5	V
PG Pin Current <sup>(*)6</sup>	I <sub>PG</sub>	5	mA
CLAMP Pin Voltage	V <sub>CLAMP</sub>	-0.3 or V <sub>IN</sub> -6.5 <sup>(*)4</sup> ~ V <sub>IN</sub> +0.3 or +36 <sup>(*)3</sup>	V
CLAMP Pin Current	I <sub>CLAMP</sub>	10	mA
ISENSE Pin Voltage	V <sub>ISENSE</sub>	-0.3 or V <sub>IN</sub> -6.5 or V <sub>CLAMP</sub> -0.3 <sup>(*)5</sup> ~ V <sub>IN</sub> +0.3 or +36 <sup>(*)3</sup>	V
EXTB Pin Voltage	V <sub>EXT</sub>	-0.3 or V <sub>IN</sub> -6.5 or V <sub>CLAMP</sub> -0.3 <sup>(*)5</sup> ~ V <sub>IN</sub> +0.3 or +36 <sup>(*)3</sup>	V
EXTB Pin Current	I <sub>EXT</sub>	100	mA
Power Dissipation	TSSOP-16	350	mW
	USP-10B	150	
Surge Voltage	V <sub>SURGE</sub>	46 <sup>(*)7</sup>	–
Operating Ambient Temperature	T <sub>opr</sub>	-40~+105	°C
Storage Temperature	T <sub>stg</sub>	-55~+125	°C

\* All voltages are described based on the GND pin.

<sup>(\*)1</sup> The maximum value should be either V<sub>IN</sub>+0.3 or +6.5 in the lowest.<sup>(\*)2</sup> The maximum value should be either V<sub>VL</sub>+0.3 or +6.5 in the lowest.<sup>(\*)3</sup> The maximum value should be either V<sub>IN</sub>+0.3 or +36 in the lowest.<sup>(\*)4</sup> The minimum value should be either -0.3 or V<sub>IN</sub>-6.5 in the highest.<sup>(\*)5</sup> The minimum value should be either -0.3 or V<sub>IN</sub>-6.5 or V<sub>CLAMP</sub>-0.3 in the highest.<sup>(\*)6</sup> For the XC9252 Type A and C only.<sup>(\*)7</sup> Applied Time≤400ms

## ■ ELECTRICAL CHARACTERISTICS

XC9252 Series

Ta=25°C

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	CIRCUIT
FB Voltage	V <sub>FB</sub>	-	0.784	0.800	0.816	V	②
Output Voltage Setting Range	V <sub>OUTSET</sub>	-	1.5 (*1)	-	V <sub>IN</sub>	V	③
Operating Voltage Range	V <sub>IN</sub>	-	3	-	30	V	-
Local Regulator Output Voltage	V <sub>VL</sub>	I <sub>VL</sub> =0.1mA	4.75	5.00	5.25	V	②
Gate Clamp Voltage	V <sub>CLAMP</sub>	I <sub>CLAMP</sub> =0.1mA, V <sub>CLAMP</sub> =V <sub>IN</sub> -CLAMP	4.75	5.00	5.25	V	②
UVLO Detect Voltage	V <sub>UVLO1</sub>	V <sub>IN</sub> : 2.8V→2.3V, V <sub>CE</sub> =12V, V <sub>FB</sub> =0.72V V <sub>IN</sub> Voltage when EXTB pin voltage changes from "L" level to "H" level	2.375	2.500	2.625	V	②
UVLO Release Voltage	V <sub>UVLO2</sub>	V <sub>IN</sub> : 2.3V→2.8V, V <sub>CE</sub> =12V, V <sub>FB</sub> =0.72V V <sub>IN</sub> Voltage which EXTB pin voltage changes from "H" level to "L" level	2.470	2.600	2.730	V	②
UVLO Detect Time	t <sub>UVLO</sub>	V <sub>IN</sub> : 2.8V→2.3V, V <sub>CE</sub> =12V, V <sub>FB</sub> =0.72V V <sub>IN</sub> Voltage when EXTB pin voltage changes from "L" level to "H" level	0.20	0.35	0.60	ms	②
Supply Current	I <sub>DD</sub>	V <sub>IN</sub> =V <sub>CE</sub> =30V, V <sub>MODE</sub> =5V, V <sub>FB</sub> =0.95V(PWM)	70	95	120	μA	①
Quiescent Current 1	I <sub>q1</sub>	V <sub>IN</sub> =V <sub>CE</sub> =30V, V <sub>MODE</sub> =0V, V <sub>FB</sub> =0.95V (PWM/PFM) R <sub>OSC</sub> =270kΩ	18	30	46	μA	①
Quiescent Current 2	I <sub>q2</sub>	V <sub>IN</sub> =V <sub>CE</sub> =30V, V <sub>MODE</sub> =0V, V <sub>FB</sub> =0.95V (PWM/PFM)	25	36	55	μA	①
Stand-by Current	I <sub>STB</sub>	V <sub>IN</sub> =30V, V <sub>CE</sub> =0V		0	1	μA	①
Operating Oscillation Frequency Setting Range	f <sub>OSCSET</sub>	-	280	-	550	kHz	③
Oscillation Frequency 1	f <sub>OSC1</sub>	Connected to external components, I <sub>OUT</sub> =100mA, R <sub>OSC</sub> : 270kΩ, L=22 μH	270	300	330	kHz	③
Oscillation Frequency 2	f <sub>OSC2</sub>	Connected to external components, I <sub>OUT</sub> =100mA	414	460	506	kHz	③
External Clock Signal Synchronized Frequency	SYNCOSC	Connected to external components, V <sub>IN</sub> =V <sub>CE</sub> =12V, I <sub>OUT</sub> =100mA	f <sub>OSC</sub> ×0.75	f <sub>OSC</sub>	f <sub>OSC</sub> ×1.25	kHz	③
External Clock Signal Duty Cycle	D <sub>SYNC</sub>	Connected to external components	25	-	75	%	③
Maximum Duty Cycle	D <sub>MAX</sub>	V <sub>FB</sub> =0.65V	100	-	-	%	②
Minimum Duty Cycle	D <sub>MIN</sub>	V <sub>FB</sub> =0.95V	-	-	0	%	②
EXTB "H" SW On Resistance	R <sub>EXTH</sub>	V <sub>IN</sub> =V <sub>CE</sub> =5V, V <sub>CLAMP</sub> =0V, V <sub>FB</sub> =0.95V, I <sub>EXT</sub> =50mA	2.0	3.5	6.0	Ω	②
EXTB "L" SW On Resistance	R <sub>EXTL</sub>	V <sub>IN</sub> =V <sub>CE</sub> =5V, V <sub>CLAMP</sub> =0V, V <sub>FB</sub> =0.65V, I <sub>EXT</sub> =-50mA	1.4	2.5	6.0	Ω	②
Current Limit Voltage 1 (*2)	V <sub>ISENSE1</sub>	V <sub>ISENSE</sub> =V <sub>IN</sub> →V <sub>IN</sub> -0.20V, V <sub>FB</sub> =0.65V, R <sub>OSC</sub> : 270kΩ V <sub>ISENSE</sub> Voltage when EXTB pin voltage changes from "L" level to "H" level	127.5	150	172.5	mV	②
Current Limit Voltage 2 (*2)	V <sub>ISENSE2</sub>	V <sub>ISENSE</sub> =V <sub>IN</sub> →V <sub>IN</sub> -0.15V, V <sub>FB</sub> =0.65V V <sub>ISENSE</sub> Voltage when EXTB pin voltage changes from "L" level to "H" level	85	100	115	mV	②
Latch Time1 (*4)	t <sub>LAT1</sub>	V <sub>ISENSE</sub> =V <sub>IN</sub> →V <sub>IN</sub> -0.2V, V <sub>FB</sub> =0.65V, R <sub>OSC</sub> : 270kΩ V <sub>ISENSE</sub> Voltage when EXTB pin voltage changes from "L" level to "H" level	1.2	1.9	2.3	ms	③
Latch Time2 (*4)	t <sub>LAT2</sub>	V <sub>ISENSE</sub> =V <sub>IN</sub> →V <sub>IN</sub> -0.2V, V <sub>FB</sub> =0.65V V <sub>ISENSE</sub> Voltage when EXTB pin voltage changes from "L" level to "H" level	0.8	1.2	1.5	ms	③
Short Protection Threshold Voltage (*5)	V <sub>SHORT</sub>	V <sub>FB</sub> =0.5V→0.3V, V <sub>FB</sub> Voltage when Oscillation Frequency is decreased	0.35	0.40	0.45	V	③
Internal Soft-start Time	t <sub>SS1</sub>	V <sub>CE</sub> =0→12V, V <sub>SS</sub> =5V, V <sub>FB</sub> =V <sub>FB</sub> ×0.9V Time until EXTB pin oscillates	0.5	0.8	1.2	ms	②
External Soft-start Time	t <sub>SS2</sub>	V <sub>CE</sub> =0→12V, V <sub>FB</sub> =V <sub>FB</sub> ×0.9V, C <sub>SS</sub> =4700pF Time until EXTB pin oscillates	4.0	5.6	7.0	ms	②

NOTE:

Unless otherwise stated, V<sub>IN</sub>=V<sub>CE</sub>=12V, SS:OPEN, R<sub>OSC</sub>:160kΩ, C<sub>VL</sub>=1 μF, C<sub>CLAMP</sub>=1 μFExternal Components: L=10 μH, C<sub>IN</sub>=10 μF, C<sub>L</sub>=22 μF, R<sub>SENSE</sub>=33mΩ, R<sub>FB1</sub>=220kΩ, R<sub>FB2</sub>=36kΩ, C<sub>FB</sub>=33pF (V<sub>OUTSET</sub>=5.7V)(\*1) Please use within the range of V<sub>OUT</sub>/V<sub>IN</sub>≥0.15

(\*2) Current limit denotes the level of detection at peak of coil current.

(\*3) EFFI = { ( output voltage × output current ) / ( input voltage × input current ) } × 100

(\*4) For the XC9252 Type C only

(\*5) For the XC9252 Type A and B only

(\*6) For the XC9252 Type A and C only

## ■ ELECTRICAL CHARACTERISTICS (Continued)

XC9252 Series

Ta=25°C


PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	CIRCUIT
SS Pin Current 1	I <sub>SS1</sub>	V <sub>FB</sub> =0.95V, V <sub>SS</sub> =0V, R <sub>OSC</sub> : 270kΩ	0.6	0.8	1.2	μA	②
SS Pin Current 2	I <sub>SS2</sub>	V <sub>FB</sub> =0.95V, V <sub>SS</sub> =0V	1.4	1.7	2.0	μA	②
Efficiency <sup>(3)</sup>	EFFI	Connected to external components, V <sub>OUT</sub> =5.7V, I <sub>OUT</sub> =1A	-	90	-	%	③
FB Voltage Temperature Characteristics	ΔV <sub>FB</sub> / (ΔT <sub>opr</sub> •V <sub>FB</sub> )	I <sub>OUT</sub> =100mA, -40°C≤T <sub>opr</sub> ≤105°C	-	±50	-	ppm/°C	②
PG detect voltage <sup>(6)</sup>	V <sub>PG</sub>	V <sub>FB</sub> =0.76V→0.65V, R <sub>PG</sub> : 200kΩ pull-up to VL Voltage when PG pin voltage changes from "H" level to "L" level	0.691	0.720	0.749	V	②
PG Output Current <sup>(6)</sup>	I <sub>PG</sub>	V <sub>FB</sub> =0.65V, V <sub>PG</sub> =0.5V	1	-	-	mA	②
MODE/SYNC 'H' Voltage	V <sub>MODEH</sub>	-	1.2	-	6.0	V	③
MODE/SYNC 'L' Voltage	V <sub>MODEL</sub>	-	GND	-	0.45	V	③
MODE/SYNC 'H' Current	I <sub>MODEH</sub>	V <sub>L</sub> =V <sub>MODE</sub> =6V	-0.1	0	0.1	μA	①
MODE/SYNC 'L' Current	I <sub>MODEL</sub>	V <sub>L</sub> =6V, V <sub>MODE</sub> =0V	-0.1	0	0.1	μA	①
FB 'H' Current	I <sub>FBH</sub>	V <sub>SYNC</sub> =0V, V <sub>FB</sub> =6V	-0.1	0	0.1	μA	①
FB 'L' Current	I <sub>FBL</sub>	V <sub>SYNC</sub> =0V, V <sub>FB</sub> =0V	-0.1	0	0.1	μA	①
CE 'H' Voltage <sup>(6)</sup>	V <sub>CEH</sub>	V <sub>CE</sub> =0.7→2.8V, V <sub>IN</sub> =30V, V <sub>MODE</sub> =0V, V <sub>FB</sub> =0.65V Voltage when EXTB pin voltage changes from "H" level to "L" level	2.8	-	30	V	②
CE 'L' Voltage <sup>(6)</sup>	V <sub>CEL</sub>	V <sub>CE</sub> =2.8→0.7V, V <sub>IN</sub> =30V, V <sub>MODE</sub> =0V, V <sub>FB</sub> =0.65V Voltage when EXTB pin voltage changes from "L" level to "H" level	GND	-	0.7	V	②
CE 'H' Current <sup>(6)</sup>	I <sub>CEH</sub>	V <sub>IN</sub> =V <sub>CE</sub> =30V, V <sub>MODE</sub> =0V	-0.1	0	0.1	μA	①
CE 'L' Current <sup>(6)</sup>	I <sub>CEL</sub>	V <sub>IN</sub> =30V, V <sub>CE</sub> =V <sub>MODE</sub> =0V	-0.1	0	0.1	μA	①
Thermal Shutdown Temperature	T <sub>TSD</sub>	Junction Temperature	-	150	-	°C	②
Hysteresis Width	T <sub>HYS</sub>	Junction Temperature	-	25	-	°C	②

## NOTE:


Unless otherwise stated, V<sub>IN</sub>=V<sub>CE</sub>=12V, SS:OPEN, R<sub>OSC</sub>:160kΩ, C<sub>VL</sub>=1 μF, C<sub>CLAMP</sub>=1 μFExternal Components: L=10 μH, C<sub>IN</sub>=10 μF, C<sub>L</sub>=22 μF, R<sub>SENSE</sub>=33mΩ, R<sub>FB1</sub>=220kΩ, R<sub>FB2</sub>=36kΩ, C<sub>FB</sub>=33pF (V<sub>OUTSET</sub>=5.7V)<sup>(3)</sup> EFFI = { ( output voltage × output current ) / ( input voltage × input current ) } × 100<sup>(4)</sup> For the XC9252 Type C only<sup>(5)</sup> For the XC9252 Type A and B only<sup>(6)</sup> For the XC9252 Type A and C only

## ■ TEST CIRCUITS


CIRCUIT①



CIRCUIT②




CIRCUIT③



(\*1) The Type B does not have the CE and PG pin.

## ■ TYPICAL APPLICATION CIRCUIT



### 【Typical Examples】

	MANUFACTURER	PRODUCT NUMBER	VALUE
L	TDK	CLF10040T-4R7M	4.7 $\mu$ H
		CLF10040T-100M	10 $\mu$ H
		CLF12555T-220M	22 $\mu$ H
Pch MOSFET	TOSHIBA	2SJ668	$V_{DS}=60V/I_{DS}=5A/R_{ON}=250m\Omega$
	SANYO	CPH3351	$V_{DS}=60V/I_{DS}=1.8A/R_{ON}=330m\Omega$
SBD	TOSHIBA	CMS15	$V_F=0.58V(3A)$
		CLS03	$V_F=0.58V(10A)$
C <sub>IN</sub>	Murata	GRM32ER71H106K	10 $\mu$ F/50V
C <sub>L</sub>	Murata	GRM32ER71E226K	22 $\mu$ F/25V
	Panasonic	20SVP22M	22 $\mu$ F/20V/ESR=60m $\Omega$
	Panasonic	20SVP47M	47 $\mu$ F/20V/ESR=45m $\Omega$
C <sub>VL</sub> , C <sub>CLAMP</sub>	Murata	GRM188R71A105K	1 $\mu$ F/10V

### <Output voltage setting>

The output voltage can be set by adding an external dividing resistor. The output voltage is determined by the equation below based on the values of R<sub>FB1</sub> and R<sub>FB2</sub>.

$$V_{OUT}=0.8 \times (R_{FB1}+R_{FB2})/R_{FB2}$$

with  $R_{FB1}+R_{FB2} \leq 1M\Omega$

Adjust the value of the phase compensation speed-up capacitor C<sub>FB</sub> using the equation below.

$$C_{FB} = \frac{1}{2\pi \times f_{zfb} \times R_{FB1}}$$

A target value for fzfb of about  $\frac{2}{2\pi\sqrt{CL \times L}}$  is optimum.

### 【Setting Example】

When R<sub>FB1</sub>=220k $\Omega$ , R<sub>FB2</sub>=36k $\Omega$ , V<sub>OUT</sub>=0.8×(220k $\Omega$ +36k $\Omega$ ) / 36k $\Omega$ =5.69V

When C<sub>L</sub>=22  $\mu$ F, L=10  $\mu$ H, and fzfb is set to a target of 21.46kHz using the above equation,  
 $C_{FB}=1/(2\pi \times 21.46\text{kHz} \times 220\text{k}\Omega)=33\text{pF}$

\* The setting range for the output voltage is 1.5V to V<sub>IN</sub>. The condition V<sub>OUT</sub>/V<sub>IN</sub> ≥ 0.15 must be satisfied.


## ■ TYPICAL APPLICATION CIRCUIT (Continued)

### <Switching frequency setting>

In the XC9252 series, the switching frequency can be set to any value in the range 280kHz to 550kHz by connecting a resistance ( $R_{osc}$ ) between the  $R_{osc}$  pin and GND.  $R_{osc}$  is determined by the equation below.

$$R_{osc} = (30 \times f_{oscset} - 83016) / (27.4 - f_{oscset})$$

Rosc: Switching frequency setting resistance [kΩ]  
foscset: Set frequency [kHz]



### [Setting Example]

Switching Frequency	$R_{osc}$
300kHz	270kΩ
460kHz	160kΩ

### <Inductance value setting>

In the XC9252 series, it is optimum to set an inductance value within the range below based on the switching frequency.

Switching Frequency	L
$280\text{kHz} \leq f_{oscset} < 400\text{kHz}$	$10 \mu\text{H} \sim 22 \mu\text{H}$
$400\text{kHz} \leq f_{oscset} \leq 550\text{kHz}$	$4.7 \mu\text{H} \sim 10 \mu\text{H}$

### < $C_L$ setting >

In the XC9252 series, a low ESR capacitor can be used for the load capacitance  $C_L$ ; however, if a ceramic capacitor is used, the set voltage is restricted to 2.5V or higher. If less than 2.5V, an OS-CON (conductive polymer aluminum solid electrolytic capacitor) is recommended. Select according to the set voltage and switching frequency as shown in the table below. Select a capacitor with good temperature characteristics and bias dependence characteristics.

Switching Frequency	$V_{outset} < 2.5\text{V}$	$V_{outset} \geq 2.5\text{V}$
	OS-CON	Ceramic
$280\text{kHz} \leq f_{oscset} < 400\text{kHz}$	$47 \mu\text{F}$	$22 \mu\text{F} \times 2$
$400\text{kHz} \leq f_{oscset} \leq 550\text{kHz}$	$22 \mu\text{F}$	$22 \mu\text{F}$

## ■ TYPICAL APPLICATION CIRCUIT (Continued)

<Limit current setting>

In the XC9252 series, a resistance can be connected between the V<sub>IN</sub> pin and I<sub>SENSE</sub> pin to set a limit current. The sense resistance (R<sub>SENSE</sub>) is determined by the equation below.


$$R_{SENSE} = V_{LIM} / I_{LIM}$$

I<sub>LIM</sub>: Limit current (peak current) [A]

R<sub>SENSE</sub>: Sense resistance [mΩ]

V<sub>LIM</sub>= (230-(0.2765×foscset)): Limit current detection voltage [mV]

foscset: Set frequency [kHz]



\* The limit current detection voltage V<sub>LIM</sub> varies depending on the temperature. Set the limit current (reference value) using the lower limit value given by the equation below.

$$V_{LIMMIN}=(230-(0.33\times foscset)) \times 0.85$$

V<sub>LIMMIN</sub>: Lower limit value within operating temperature range (-40 to 105°C)

$$I_{LIMMIN}=V_{LIMMIN} / R_{SENSE} [A]$$

### 【Calculation Example】

To set I<sub>LIM</sub> to 3A with foscset=460kHz

$$R_{SENSE}=(230-(0.2765\times460)) / 3 \doteq 34 \text{ [mΩ]}$$

In this case, the lower limit value of the limit current is I<sub>LIMMIN</sub> = (230-(0.33×460)) × 0.85 / 34=1.95 [A]

<Soft-start function>

The soft-start time of the XC9252 series can be adjusted externally (SS pin). The soft-start time is the time from the start of V<sub>CE</sub> until the output voltage reaches 90% of the set voltage. The soft-start time depends on the external capacitance C<sub>ss</sub>, and is determined by the equation below.

$$t_{ss2}=0.002 \times C_{ss} / I_{ss} [\text{ms}]$$

C<sub>ss</sub>: External capacitance [pF]

I<sub>ss</sub>=foscset / 300 [ $\mu$ A, TYP.]

foscset: Set frequency [kHz]

\* Note that the value of the soft-start time t<sub>ss2</sub> varies depending on the effective capacitance value of the delay capacitance C<sub>ss</sub>.

### 【Calculation Example】


When foscset=460kHz, C<sub>ss</sub>=4700pF

$$t_{ss2}=0.002 \times 4700/(460/300)=6.13\text{ms}$$

The minimum value t<sub>ss1</sub> of the soft-start time is set internally to about 0.8ms @460kHz (TYP.). The internal soft-start time is determined by the equation below.

$$t_{ss1}=368 / foscset [\text{ms}]$$

foscset: Set frequency [kHz]




## ■ OPERATIONAL EXPLANATION

The XC9252 series consists internally of a reference voltage supply, ramp wave circuit, error amp, PWM comparator, phase compensation circuit, current limiting circuit, under-voltage lockout (UVLO) circuit, internal power supply (VL) circuit, gate clamp (CLAMP) circuit, thermal shutdown (TSD) circuit, oscillator (OSC) circuit, soft-start circuit, control block and other elements.

The voltage feed back from the FB pin is compared to the internal reference voltage by the error amp, the output from the error amp is phase compensated, and the signal is input to the PWM comparator to determine the ON time of switching during PWM operation. The output signal from the error amp is compared to the ramp wave by the PWM comparator, and the output is sent to the buffer drive circuit and output from the EXTB pin as the duty width of switching. This operation is performed continuously to stabilize the output voltage.

The driver transistor current is monitored at each switching by the ISENSE pin, and the output signal from the error amp is modulated as a multi-feedback signal. This allows a stable feedback system to be obtained even when a low ESR capacitor such as a ceramic capacitor is used, and this stabilizes the output voltage.



XC9252 Series, Type A

### <Reference voltage source>

The reference voltage source provides the reference voltage to ensure stable output voltage of the DC/DC converter.

### <Oscillator circuit>

The ramp wave circuit determines switching frequency. By connecting an external resistance Rosc, operation at any switching frequency from 280kHz to 550kHz is possible.

Clock pulses generated in this circuit are used to produce ramp waveforms needed for PWM operation.

### <Error amplifier>

The error amplifier is designed to monitor output voltage. The amplifier compares the reference voltage with the feedback voltage divided by the internal split resistors,  $R_{FB1}$  and  $R_{FB2}$ . When a voltage is lower than the reference voltage, then the voltage is fed back, the output voltage of the error amplifier increases. The error amplifier output is fixed internally to deliver an optimized signal to the mixer.

### <Chip enable>


Types A and C can be put in the standby state by inputting L level into the CE pin. In the standby state, the quiescent current of the IC is  $0\ \mu\text{A}$  (TYP.). When H level is input into CE pin, operation starts. The input of the CE pin is CMOS input and the sink current is  $0\ \mu\text{A}$  (TYP.).

## ■OPERATIONAL EXPLANATION (Continued)

<Current limiting, short-circuit protection>


The current limiting circuits of types A and B combine both current limiting and short-circuit protection.

- (1) The current in the sense resistance ( $R_{SENSE}$ ) connected to the  $V_{IN}$  pin - $I_{SENSE}$  pin is monitored, and when the load current attains the limiting current, the current limiting circuit activates and the output voltage drops.
- (2) The output voltage drops to about 90% of the regular state, and this causes the switching frequency to drop and prevent coil current ( $I_L$ ) overlay. When the limiter state is released and the output voltage returns to the regular state, the switching frequency returns to the frequency set by  $R_{osc}$ .
- (3) If the output voltage drops further from states (2), the output current is limited, the switching frequency is lowered further, and the short-circuit state is entered. When the load becomes lighter than the short-circuit state, restart takes place automatically. To prevent overshoot during restart, restart takes place by soft-start.



<Integral latch protection>

When the current limiting state continues for a certain time, the correct limiting circuit of type C latches and stops the EXT/ pin in the "H" level state (turning off the driver  $T_r$ ). To restart operation by soft-start once in the latch stop state, "L" level must be input into the CE pin followed by "H" level, or restart of the  $V_{IN}$  pin (briefly lowering the  $V_{IN}$  voltage below the UVLO detection voltage) must be performed.



<Thermal shutdown>

The thermal shutdown (TSD) as an over current limit is built in the XC9252 series.

When the junction temperature of the IC reaches the detection temperature, EXTB becomes "H" level and forcibly stops output. When the junction temperature falls to the release temperature while in the output stop state, restart takes place by soft-start.

<UVLO>


When the  $V_{IN}$  pin voltage falls below 2.5V (TYP.), EXTB becomes "H" level and forcibly stops output to prevent false pulse output due to instable operation of the internal circuits. When the  $V_{IN}$  pin voltage rises above 2.6V (TYP.), the UVLO function is released, the soft-start function activates, and output start operation begins. Stopping by UVLO is not shutdown; only pulse output is stopped and the internal circuits continue to operate.

## ■ OPERATIONAL EXPLANATION (Continued)

<Power good>

On types A and C, the output state can be monitored using the power good function. When the FB voltage drops below 90% (TYP.), the PG pin outputs an "L" signal.

The PG pin is an Nch open drain output, therefore a pull-up resistance must be connected to the PG pin.




<SYNC/MODE function>


The MODE/SYNC pin has the two functions of a control MODE selector pin and an external CLK input pin. When "H" voltage is input, the mode becomes fixed PWM control, and when "L" voltage is input, the mode becomes PWM/PFM auto switching control.

When an external CLK ( $\pm 25\%$  of free running frequency, on duty 25% to 75%) is input into the MODE/SYNC pin, operation is synchronized to the falling edge of the external CLK (external CLK synchronization function). When synchronized to the external CLK, the control mode is automatically PWM control. When the external CLK is fixed at "H" voltage or "L" voltage for about 2 cycles of the free running frequency, external CLK synchronization stops and operation at the free running frequency takes place.

(1) Switching from free running frequency => external CLK synchronization



(2) Switching from external CLK synchronization => free running frequency



## ■NOTE ON USE

1. For the phenomenon of temporal and transitional voltage decrease or voltage increase, the IC may be damaged or deteriorated if IC is used beyond the absolute MAX. specifications.
2. Make sure that the absolute maximum ratings of the external components and of this IC are not exceeded.
3. The DC/DC converter characteristics depend greatly on the externally connected components as well as on the characteristics of this IC, so refer to the specifications and standard circuit examples of each component when carefully considering which components to select. Be especially careful of the capacitor characteristics and use B characteristics (JIS standard) or X7R, X5R (EIA standard) ceramic capacitors.
4. If there is a large dropout voltage, then there might be pulse-skip during light loads even with PWM control.
5. The DC/DC converter of this IC uses a current-limiting circuit to monitor the coil peak current. If the potential dropout voltage is large or the load current is large, the peak current will increase, which makes it easier for current limitation to be applied which in turn could cause the operation to become unstable. When the peak current becomes large, adjust the coil inductance and sufficiently check the operation. The following formula is used to show the peak current.

$$\text{Peak Current: } I_{pk} = (V_{IN} - V_{OUT}) \times \text{OnDuty} / (2 \times L \times f_{osc}) + I_{OUT}$$

L: Coil Inductance [H]

f<sub>osc</sub>: Oscillation Frequency [Hz]


I<sub>OUT</sub>: Load Current [A]

6. If there is a large dropout voltage, a circuit delay could create the ramp-up of coil current with staircase waveform exceeding the current limit.
7. The ripple voltage could be increased when switching from discontinuous conduction mode to Continuous conduction mode.  
Please apply the ICs only after careful examination by the customer.
8. When operation changes from free running frequency to external CLK synchronization, the output voltage may fluctuate.  
Please apply the ICs only after careful examination by the customer.
9. The internal power supply VL and gate clamp CLAMP are optimized as a local power supply for the DC/DC control block of the IC. Do not use the VL pin output and the CLAMP pin output.
10. Instructions of pattern layouts  
The operation may become unstable due to noise and/or phase lag from the output current when the wire impedance is high, please place the input capacitor(C<sub>IN</sub>) and the output capacitor (C<sub>L</sub>, C<sub>VL</sub>, C<sub>CLAMP</sub>) as close to the IC as possible.
  - (1) In order to stabilize V<sub>IN</sub> voltage level, we recommend that a by-pass capacitor (C<sub>IN</sub>) be connected as close as possible to the V<sub>IN</sub> and GND pins.
  - (2) Please mount each external component as close to the IC as possible.
  - (3) Wire external components as close to the IC as possible and use thick, short connecting traces to reduce the circuit impedance.
  - (4) Make sure that the GND traces are as thick as possible, as variations in ground potential caused by high ground currents at the time of switching may result in instability of the IC.


## ■ NOTE ON USE (Continued)

### 10. Instructions of pattern layouts (Continued)


<Reference Pattern Layout>




TSSOP-16 (Front)



TSSOP-16 (Back)



USP-10B (Front)



USP-10B (Back)

### 11. In general, semiconductor components have a possibility to have variation of electrical specifications due to the (cosmic) radiation exposure.

Therefore this product has the same possibility. Please inform us in advance if your system might have a possibility to be exposed to the (cosmic) radiation in the production process (assembly, test, etc.).


### 12. Torex places an importance on improving our products and their reliability.

We request that users incorporate fail-safe designs and post-aging protection treatment when using Torex products in their systems.


## ■ TYPICAL PERFORMANCE CHARACTERISTICS

### (1) Efficiency vs. Output current


XC9252x08A( $V_{IN}=12V$ ,  $V_{OUT}=3.3V$ ,  $f_{OSC}=280kHz$ )




XC9252x08A( $V_{IN}=12V$ ,  $V_{OUT}=3.3V$ ,  $f_{OSC}=460kHz$ )




XC9252x08A( $V_{IN}=12V$ ,  $V_{OUT}=5.7V$ ,  $f_{OSC}=280kHz$ )




XC9252x08A( $V_{IN}=12V$ ,  $V_{OUT}=5.7V$ ,  $f_{OSC}=460kHz$ )




XC9252x08A( $V_{IN}=24V$ ,  $V_{OUT}=5.7V$ ,  $f_{OSC}=280kHz$ )




XC9252x08A( $V_{IN}=24V$ ,  $V_{OUT}=5.7V$ ,  $f_{OSC}=460kHz$ )



XC9252x08A( $V_{IN}=24V$ ,  $V_{OUT}=12V$ ,  $f_{OSC}=280kHz$ )



XC9252x08A( $V_{IN}=24V$ ,  $V_{OUT}=12V$ ,  $f_{OSC}=460kHz$ )




# XC9252 Series


## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

### (2) Output Voltage vs. Output Current


XC9252x08A( $V_{IN}=12V$ ,  $V_{OUT}=3.3V$ ,  $f_{OSC}=280kHz$ )




XC9252x08A( $V_{IN}=12V$ ,  $V_{OUT}=3.3V$ ,  $f_{OSC}=460kHz$ )




XC9252x08A( $V_{IN}=12V$ ,  $V_{OUT}=5.7V$ ,  $f_{OSC}=280kHz$ )




XC9252x08A( $V_{IN}=12V$ ,  $V_{OUT}=5.7V$ ,  $f_{OSC}=460kHz$ )




XC9252x08A( $V_{IN}=24V$ ,  $V_{OUT}=5.7V$ ,  $f_{OSC}=280kHz$ )




XC9252x08A( $V_{IN}=24V$ ,  $V_{OUT}=5.7V$ ,  $f_{OSC}=460kHz$ )



XC9252x08A( $V_{IN}=24V$ ,  $V_{OUT}=12V$ ,  $f_{OSC}=280kHz$ )





XC9252x08A( $V_{IN}=24V$ ,  $V_{OUT}=12V$ ,  $f_{OSC}=460kHz$ )




## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(3) Ripple Voltage vs. Output Current




※ when the MODE/SYNC pin is "L", ripple voltage will increase while the PWM and PFM controls switch depending on the conditions of input and output voltage, peripheral components. The ripple voltage can be minimized by operating PWM control state, which the MODE/SYNC pin is "H" or the external clock is synchronized.



(4) FB Voltage vs. Ambient Temperature





(5) UVLO Voltage vs. Ambient Temperature



(6) Oscillation Frequency vs. Ambient Temperature




(7) Quiescent Current vs. Ambient Temperature




# XC9252 Series

## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(8) Stand-by Current vs. Ambient Temperature




(9) Ext SW ON Resistance vs. Ambient Temperature




(10) SS Pin Current vs. Ambient Temperature




(11) Internal Soft-Start Time vs. Ambient Temperature





(12) External Soft-Start Time vs. Ambient Temperature



(13) External Soft-Start Time vs. CSS




(14) Current Limit Voltage vs. Ambient Temperature



## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(15) Current Limit Voltage vs.  $R_{OSC}$

XC9252x08A




(16) Short Protection Threshold Voltage vs. Temperature

XC9252x08A




(17) Latch Time vs. Ambient Temperature

XC9252C08A




XC9252C08A




(18) PG Detect Voltage vs. Ambient Temperature

XC9252x08A




(19) PG Output Current vs. Ambient Temperature

XC9252x08A




(20) Local Regulator Output Voltage vs. Ambient Temperature

XC9252x08A




(21) Gate Clamp Voltage vs. Ambient Temperature

XC9252x08A




## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)





(22) MODE/SYNC Voltage vs. Ambient Temperature



(23) CE Voltage vs. Ambient Temperature











(24) CE Rising Response



## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)









### (25) Load Transient Response (MODE=L, PFM/PWM Control)



# XC9252 Series

## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


### (26) Load Transient Response (MODE=H, PWM Control)




## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

### (27) Transient Response (MODE/SYNC=L $\leftrightarrow$ External Clock) (Continued)


XC9252x08A,  $f_{osc}=460\text{kHz}$   
 $V_{in}=12V$ ,  $V_{out}=3.3V$ ,  $I_{out}=1A$ ,  $f_{osc}=460\text{kHz} \rightarrow 345\text{kHz}$   
 $L=10\mu H$ (CLF10040-100M),  $C_{in}=10\mu F$ (GRM32ER71H106KA12L),  
 $R_{osc}=160k\Omega$ ,  $C_L=22\mu F$ (GRM32ER71E226KE15L),  
 $R_{sense}=27m\Omega$ .PchMOSFET:2SJ668, SBD:CMS15




XC9252x08A,  $f_{osc}=460\text{kHz}$   
 $V_{in}=12V$ ,  $V_{out}=3.3V$ ,  $I_{out}=1A$ ,  $f_{osc}=345\text{kHz} \rightarrow 460\text{kHz}$   
 $L=10\mu H$ (CLF10040-100M),  $C_{in}=10\mu F$ (GRM32ER71H106KA12L),  
 $R_{osc}=160k\Omega$ ,  $C_L=22\mu F$ (GRM32ER71E226KE15L),  
 $R_{sense}=27m\Omega$ .PchMOSFET:2SJ668, SBD:CMS15




XC9252x08A,  $f_{osc}=460\text{kHz}$   
 $V_{in}=12V$ ,  $V_{out}=5.0V$ ,  $I_{out}=1A$ ,  $f_{osc}=460\text{kHz} \rightarrow 345\text{kHz}$   
 $L=10\mu H$ (CLF10040-100M),  $C_{in}=10\mu F$ (GRM32ER71H106KA12L),  
 $R_{osc}=160k\Omega$ ,  $C_L=22\mu F$ (GRM32ER71E226KE15L),  
 $R_{sense}=27m\Omega$ .PchMOSFET:2SJ668, SBD:CMS15




XC9252x08A,  $f_{osc}=460\text{kHz}$   
 $V_{in}=12V$ ,  $V_{out}=5.0V$ ,  $I_{out}=1A$ ,  $f_{osc}=345\text{kHz} \rightarrow 460\text{kHz}$   
 $L=10\mu H$ (CLF10040-100M),  $C_{in}=10\mu F$ (GRM32ER71H106KA12L),  
 $R_{osc}=160k\Omega$ ,  $C_L=22\mu F$ (GRM32ER71E226KE15L),  
 $R_{sense}=27m\Omega$ .PchMOSFET:2SJ668, SBD:CMS15




XC9252x08A,  $f_{osc}=460\text{kHz}$   
 $V_{in}=12V$ ,  $V_{out}=3.3V$ ,  $I_{out}=1A$ ,  $f_{osc}=460\text{kHz} \rightarrow 575\text{kHz}$   
 $L=10\mu H$ (CLF10040-100M),  $C_{in}=10\mu F$ (GRM32ER71H106KA12L),  
 $R_{osc}=160k\Omega$ ,  $C_L=22\mu F$ (GRM32ER71E226KE15L),  
 $R_{sense}=27m\Omega$ .PchMOSFET:2SJ668, SBD:CMS15




XC9252x08A,  $f_{osc}=460\text{kHz}$   
 $V_{in}=12V$ ,  $V_{out}=3.3V$ ,  $I_{out}=1A$ ,  $f_{osc}=575\text{kHz} \rightarrow 460\text{kHz}$   
 $L=10\mu H$ (CLF10040-100M),  $C_{in}=10\mu F$ (GRM32ER71H106KA12L),  
 $R_{osc}=160k\Omega$ ,  $C_L=22\mu F$ (GRM32ER71E226KE15L),  
 $R_{sense}=27m\Omega$ .PchMOSFET:2SJ668, SBD:CMS15



XC9252x08A,  $f_{osc}=460\text{kHz}$   
 $V_{in}=12V$ ,  $V_{out}=5.0V$ ,  $I_{out}=1A$ ,  $f_{osc}=460\text{kHz} \rightarrow 575\text{kHz}$   
 $L=10\mu H$ (CLF10040-100M),  $C_{in}=10\mu F$ (GRM32ER71H106KA12L),  
 $R_{osc}=160k\Omega$ ,  $C_L=22\mu F$ (GRM32ER71E226KE15L),  
 $R_{sense}=27m\Omega$ .PchMOSFET:2SJ668, SBD:CMS15




XC9252x08A,  $f_{osc}=460\text{kHz}$   
 $V_{in}=12V$ ,  $V_{out}=5.0V$ ,  $I_{out}=1A$ ,  $f_{osc}=575\text{kHz} \rightarrow 460\text{kHz}$   
 $L=10\mu H$ (CLF10040-100M),  $C_{in}=10\mu F$ (GRM32ER71H106KA12L),  
 $R_{osc}=160k\Omega$ ,  $C_L=22\mu F$ (GRM32ER71E226KE15L),  
 $R_{sense}=27m\Omega$ .PchMOSFET:2SJ668, SBD:CMS15




## ■ PACKAGING INFORMATION


● TSSOP-16 (unit:mm)




● USP-10B (unit: mm)



● USP-10B (unit: mm) Reference Pattern Layout




● USP-10B (unit: mm) Reference Metal Mask Design



## ■ MARKING RULE


TSSOP-16



① represents products series

MARK	PRODUCT SERIES
1	XC9252*****-G

USP-10B



② represents products type

MARK	TYPE	PRODUCT SERIES
A	Standard type	XC9252A*****-G
B	Without chip enable, power-good	XC9252B*****-G
C	Standard type with latch protection	XC9252C*****-G

③ represents reference voltage and oscillation frequency

MARK	VOLTAGE (V)	OSCILLATION FREQUENCY	PRODUCT SERIES
A	0.8	Adjustable	XC9252*08A**-G

④⑤ represents production lot number

01~09, 0A~0Z, 11~9Z, A1~A9, AA~AZ, B1~ZZ in order.

(G, I, J, O, Q, W excluded)

\* No character inversion used.

1. The product and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
2. The information in this datasheet is intended to illustrate the operation and characteristics of our products. We neither make warranties or representations with respect to the accuracy or completeness of the information contained in this datasheet nor grant any license to any intellectual property rights of ours or any third party concerning with the information in this datasheet.
3. Applicable export control laws and regulations should be complied and the procedures required by such laws and regulations should also be followed, when the product or any information contained in this datasheet is exported.
4. The product is neither intended nor warranted for use in equipment of systems which require extremely high levels of quality and/or reliability and/or a malfunction or failure which may cause loss of human life, bodily injury, serious property damage including but not limited to devices or equipment used in 1) nuclear facilities, 2) aerospace industry, 3) medical facilities, 4) automobile industry and other transportation industry and 5) safety devices and safety equipment to control combustions and explosions. Do not use the product for the above use unless agreed by us in writing in advance.
5. Although we make continuous efforts to improve the quality and reliability of our products; nevertheless Semiconductors are likely to fail with a certain probability. So in order to prevent personal injury and/or property damage resulting from such failure, customers are required to incorporate adequate safety measures in their designs, such as system fail safes, redundancy and fire prevention features.
6. Our products are not designed to be Radiation-resistant.
7. Please use the product listed in this datasheet within the specified ranges.
8. We assume no responsibility for damage or loss due to abnormal use.
9. All rights reserved. No part of this datasheet may be copied or reproduced unless agreed by Torex Semiconductor Ltd in writing in advance.

**TOREX SEMICONDUCTOR LTD.**