bq20z65-R1

www.ti.com SLUS990 – DECEMBER 2009

# SBS 1.1-COMPLIANT GAS GAUGE AND PROTECTION ENABLED WITH IMPEDANCE TRACK™

Check for Samples: bq20z65-R1

#### **FEATURES**

- Next Generation Patented Impedance Track™
  Technology Accurately Measures Available
  Charge in Li-Ion and Li-Polymer Batteries
  - Better Than 1% Error Over the Lifetime of the Battery
- Supports the Smart Battery Specification SBS V1.1
- Flexible Configuration for 2 to 4 Series Li-Ion and Li-Polymer Cells
- Powerful 8-Bit RISC CPU With Ultralow Power Modes
- Full Array of Programmable Protection Features
  - Voltage, Current, and Temperature
- Satisfies JEITA Guidelines
- Added Flexibility to Handle More Complex Charging Profiles
- Lifetime Data Logging
- Drives 3, 4, and 5 Segment LED Display for Battery-Pack Conditions
- Supports SHA-1 Authentication
- Complete Battery Protection and Gas Gauge Solution in One Package
- Available in a 44-Pin TSSOP (DBT) package

#### **APPLICATIONS**

- Notebook PCs
- Medical and Test Equipment
- Portable Instrumentation

#### DESCRIPTION

The bg20z65-R1 SBS-compliant gas gauge and protection IC, incorporating patented Impedance Track™ technology, is a single IC solution designed for battery-pack or in-system installation. The bq20z65-R1 measures and maintains an accurate record of available charge in Li-ion or Li-polymer batteries using its integrated high-performance analog peripherals. The bq20z65-R1 monitors capacity change, battery impedance, open-circuit voltage, and other critical parameters of the battery pack which reports the information to the system host controller over a serial-communication bus. Together integrated analog front-end short-circuit and overload protection, the bq20z65-R1 maximizes functionality and safety while minimizing external component count, cost, and size in smart battery circuits.

The implemented Impedance Track™ gas gauging technology continuously analyzes the battery impedance, resulting in superior gas-gauging accuracy. This enables remaining capacity to be calculated with discharge rate, temperature, and cell aging all accounted for during each stage of every cycle with high accuracy.

#### **Table 1. AVAILABLE OPTIONS**

т.	PACKAGE <sup>(1)</sup>					
IA	44-PIN TSSOP (DBT) Tube	44-PIN TSSOP (DBT) Tape and Reel				
–40°C to 85°C	bq20z65-R1DBT <sup>(2)</sup>	bq20z65-R1DBTR <sup>(3)</sup>				

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) A single tube quantity is 40 units.
- (3) A single reel quantity is 2000 units

₩.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Impedance Track is a trademark of Texas Instruments.




SLUS990 – DECEMBER 2009 www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### SYSTEM PARTITIONING DIAGRAM



#### **PACKAGE THERMAL DATA**


#### Table 2.

DEVICE	PACKAGE	$\theta_{ja}$	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR T <sub>A</sub> > 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85° POWER RATING
bq20z65-R1	TSSOP-44	47.6°C/W	2101mW	21.01mw/°C	1155mW	840mW

Submit Documentation Feedback



#### PACKAGE PINOUT DIAGRAM



Instruments

SLUS990 - DECEMBER 2009 www.ti.com

#### **TERMINAL FUNCTIONS**

TE	RMINAL	44	TERMINAL FUNCTIONS
NO.	NAME	1/O <sup>(1)</sup>	DESCRIPTION
1	DSG	0	High side N-chan discharge FET gate drive
2	PACK	IA, P	Battery pack input voltage sense input. It also serves as device wake up when device is in shutdown mode.
3	VCC	Р	Positive device supply input. Connect to the center connection of the CHG FET and DSG FET to ensure device supply either from battery stack or battery pack input
4	ZVCHG	0	P-chan pre-charge FET gate drive
5	GPOD	OD	High voltage general purpose open drain output. Can be configured to be used in pre-charge condition
6	PMS	I	Pre-charge mode setting input. Connect to PACK to enable 0v pre-charge using charge FET connected at CHG pin. Connect to VSS to disable 0V pre-charge using charge FET connected at CHG pin.
7	VSS	Р	Negative supply voltage input. Connect all VSS pins together for operation of device
8	REG33	Р	3.3V regulator output. Connect at least a 2.2µF capacitor to REG33 and VSS
9	TOUT	Р	Thermistor bias supply output
10	VCELL+	-	Internal cell voltage multiplexer and amplifier output. Connect a 0.1µF capacitor to VCELL+ and VSS
11	ALERT	OD	Alert output. In case of short circuit condition, overload condition and watchdog time out this pin will be triggered.
12	NC	-	Not used - leave floating
13	TS1	IA	1 <sup>st</sup> Thermistor voltage input connection to monitor temperature
14	TS2	IA	2 <sup>nd</sup> Thermistor voltage input connection to monitor temperature
15	PRES	1	Active low input to sense system insertion. Typically requires additional ESD protection.
16	PFIN	I	Active low input to detect secondary protector status, and to allow the bq20z65-R1 to report the status of the 2 <sup>nd</sup> level protection input.
17	SAFE	OD	Active high output to enforce additional level of safety protection; e.g., fuse blow.
18	SMBD	I/OD	SMBus data open-drain bidirectional pin used to transfer address and data to and from the bq20z65-R1
19	NC	-	Not used - leave floating
20	SMBC	I/OD	SMBus clock open-drain bidirectional pin used to clock the data transfer to and from the bq20z65-R1
21	DISP	I	Display control for the LEDs. This pin is typically connected to VCC via a $100k\Omega$ resistor and a push button switch connected to VSS.
22	VSS	Р	Negative supply voltage input. Connect all VSS pins together for operation of device
23	LED1	- 1	LED1 display segment that drives an external LED depending on the firmware configuration
24	LED2	1	LED2 display segment that drives an external LED depending on the firmware configuration
25	LED3	1	LED3 display segment that drives an external LED depending on the firmware configuration
26	LED4	1	LED4 display segment that drives an external LED depending on the firmware configuration
27	LED5	1	LED5 display segment that drives an external LED depending on the firmware configuration
28	GSRP	IA	Coulomb counter differential input. Connect to one side of the sense resistor
29	GSRN	IA	Coulomb counter differential input. Connect to one side of the sense resistor
30	MRST	I	Master reset input that <u>forces</u> the device into reset when held low. Must be held high for normal operation. Connect to RESET for correct operation of device
31	VSS	Р	Negative supply voltage input. Connect all VSS pins together for operation of device
32	REG25	Р	2.5V regulator output. Connect at least a 1mF capacitor to REG25 and VSS
33	RBI	Р	RAM / Register backup input. Connect a capacitor to this pin and VSS to protect loss of RAM / Register data in case of short circuit condition.
34	VSS	Р	Negative supply voltage input. Connect all VSS pins together for operation of device
35	RESET	0	Reset output. Connect to MSRT.
36	ASRN	IA	Short circuit and overload detection differential input. Connect to sense resistor
37	ASRP	IA	Short circuit and overload detection differential input. Connect to sense resistor

(1) I = Input, IA = Analog input, I/O = Input/output, I/OD = Input/Open-drain output, O = Output, OA = Analog output, P = Power



#### **TERMINAL FUNCTIONS (continued)**

TER	TERMINAL I/O(1)		DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
38	VC5	IA, P	Cell votage sense input and cell balancing input for the negative voltage of the bottom cell in cell stack.
39	VC4	IA, P	Cell votage sense input and cell balancing input for the positive voltage of the bottom cell and the negative voltage of the second lowest cell in cell stack.
40	VC3	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the second lowest cell in cell stack and the negative voltage of the second highest cell in 4 cell applications.
41	VC2	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the second highest cell and the negative voltage of the highest cell in 4 cell applications. Connect to VC3 in 2 cell stack applications.
42	VC1	IA, P	Cell voltage sense input and cell balancing input for the positive voltage of the highest cell in cell stack in 4 cell applications. Connect to VC2 in 3 or 2 cell stack applications.
43	BAT	I, P	Battery stack voltage sense input.
44	CHG	0	High side N-channel charge FET gate drive

#### **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature (unless otherwise noted) (1)

		PIN	UNIT
		BAT, VCC	–0.3 V to 34 V
		PACK, PMS	–0.3 V to 34 V
$V_{SS}$	Supply voltage range	VC(n)-VC(n+1); n = 1, 2, 3, 4	−0.3 V to 8.5 V
		VC1, VC2, VC3, VC4	–0.3 V to 34 V
		VC5	-0.3 V to 1 V
		PFIN, SMBD, SMBC. LED1, LED2, LED3, LED4, LED5, DISP	−0.3 V to 6 V
$V_{IN}$	Input voltage range	TS1, TS2, SAFE, VCELL+, PRES, ALERT	-0.3 V to V <sub>(REG25)</sub> + 0.3 V
		MRST, GSRN, GSRP, RBI	-0.3 V to V <sub>(REG25)</sub> + 0.3 V
		ASRN, ASRP	–1 V to 1 V
		DSG, CHG, GPOD	–0.3 V to 34 V
		ZVCHG	-0.3 V to V <sub>(BAT)</sub>
$V_{OUT}$	Output voltage range	TOUT, ALERT, REG33	-0.3 V to 6 V
		RESET	–0.3 V to 7 V
		REG25	–0.3 V to 2.75 V
I <sub>SS</sub>	Maximum combined sink current for input pins	PRES, PFIN, SMBD, SMBC, LED1, LED2, LED3, LED4, LED5	50 mA
T <sub>A</sub>	Operating free-air temperature range		-40°C to 85°C
$T_F$	Functional temperature		-40°C to 100°C
T <sub>stg</sub>	Storage temperature range		−65°C to 150°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range (unless otherwise noted)

		PIN	MIN	NOM	MAX	UNIT
$V_{SS}$	Supply voltage	VCC, BAT	4.5		25	V
V <sub>(STARTUP)</sub>	Minimum startup voltage	VCC, BAT, PACK	5.5			V

Copyright © 2009, Texas Instruments Incorporated



SLUS990 - DECEMBER 2009 www.ti.com

# **RECOMMENDED OPERATING CONDITIONS (continued)**

Over operating free-air temperature range (unless otherwise noted)

		PIN	MIN	NOM	MAX	UNIT
		VC(n)-VC(n+1); n = 1,2,3,4	0		5	V
		VC1, VC2, VC3, VC4	0		$V_{SS}$	V
V <sub>IN</sub>	Input voltage range	VC5	0		0.5	V
		ASRN, ASRP	-0.5		0.5	V
		PACK, PMS	0		25	V
V <sub>(GPOD)</sub>	Output voltage range	GPOD	0		25	V
I <sub>(GPOD)</sub>	Drain current <sup>(1)</sup>	GPOD			1	mA
C <sub>(REG25)</sub>	2.5V LDO capacitor	REG25	1			μF
C <sub>(REG33)</sub>	3.3V LDO capacitor	REG33	2.2			μF
C <sub>(VCELL+)</sub>	Cell voltage output capacitor	VCELL+	0.1			μF
R <sub>(PACK)</sub>	PACK input block resistor <sup>(2)</sup>	PACK	1			kΩ

Use an external resistor to limit the current to GPOD to 1mA in high voltage application. Use an external resistor to limit the inrush current PACK pin required.



#### **ELECTRICAL CHARACTERISTICS**

Over operating free-air temperature range (unless otherwise noted),  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{(REG25)} = 2.41 \text{ V}$  to 2.59 V,  $V_{(REG25)} = 14 \text{ V}$ ,  $C_{(REG25)} = 1 \text{ } \mu\text{F}$ ,  $C_{(REG33)} = 2.2 \text{ } \mu\text{F}$ ; typical values at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CU	RRENT		·			
(NORMAL)	Firmware running			550		μΑ
(SLEEP)	Sleep mode	CHG FET on; DSG FET on		124		μA
,		CHG FET off; DSG FET on		90		μA
		CHG FET off; DSG FET off		52		μA
(SHUTDOWN)	Shutdown mode	,		0.1	1	<u>.</u> μΑ
, ,	WAKE; T <sub>A</sub> = 25°C (unless otherw	rise noted)				
(PACK)	Shutdown exit at V <sub>STARTUP</sub> threshold	,			1	μA
SRx WAKE F	FROM SLEEP; T <sub>A</sub> = 25°C (unless of	otherwise noted)				
	Positive or negative wake					
V <sub>(WAKE)</sub>	threshold with 1.00 mV, 2.25 mV, 4.5 mV and 9 mV programmable options		1.25		10	m\
		$ \begin{aligned} &V_{\text{(WAKE)}} = 1 \text{ mV}; \\ &I_{\text{(WAKE)}} = 0, \text{ RSNS1} = 0, \text{ RSNS0} = 1; \end{aligned} $	-0.7		0.7	
V <sub>(WAKE_ACR)</sub>	Accuracy of V <sub>(WAKE)</sub>	$\begin{split} &V_{(WAKE)} = 2.25 \text{ mV}; \\ &I_{(WAKE)} = 1, \text{ RSNS1} = 0, \text{ RSNS0} = 1; \\ &I_{(WAKE)} = 0, \text{ RSNS1} = 1, \text{ RSNS0} = 0; \end{split}$	-0.8		0.8	m\
*(WAKE_ACR)	(WARE)	$ \begin{aligned} &V_{(WAKE)} = 4.5 \text{ mV}; \\ &I_{(WAKE)} = 1, \text{ RSNS1} = 1, \text{ RSNS0} = 1; \\ &I_{(WAKE)} = 0, \text{ RSNS1} = 1, \text{ RSNS0} = 0; \end{aligned} $	-1.0		1.0	
		$\begin{split} &V_{(WAKE)} = 9 \text{ mV}; \\ &I_{(WAKE)} = 1, \text{ RSNS1} = 1, \text{ RSNS0} = 1; \end{split}$	-1.4		1.4	
V <sub>(WAKE_TCO)</sub>	Temperature drift of $V_{(WAKE)}$ accuracy			0.5		%/°
(WAKE)	Time from application of current and wake of bq20z65-R1			1	10	m
WATCHDOG	TIMER					
WDTINT	Watchdog start up detect time		250	500	1000	ms
WDWT	Watchdog detect time		50	100	150	μs
2.5V LDO; I <sub>(F</sub>	$_{REG33OUT)} = 0 \text{ mA}; T_A = 25^{\circ}\text{C (unles)}$	s otherwise noted)				
V <sub>(REG25)</sub>	Regulator output voltage	4.5 < VCC or BAT < 25 V; l <sub>(REG250UT</sub> ) ≤ 16 mA; T <sub>A</sub> = −40°C to 100°C	2.41	2.5	2.59	V
ΔV <sub>(REG25TEM</sub> P)	Regulator output change with temperature	$I_{(REG25OUT)} = 2 \text{ mA};$ $T_A = -40^{\circ}\text{C to } 100^{\circ}\text{C}$		±0.2		%
ΔV <sub>(REG25LINE</sub>	Line regulation	5.4 < VCC or BAT < 25 V; I <sub>(REG250UT)</sub> = 2 mA		3	10	m'
∆V <sub>(REG25LOA</sub>	Load regulation	$0.2 \text{ mA} \le I_{(REG25OUT)} \le 2 \text{ mA}$		7	25	m\
D)	Load rogulation	0.2 mA ≤ I <sub>(REG25OUT)</sub> ≤ 16 mA		25	50	1111
(REG25MAX)	Current limit	drawing current until REG25 = 2 V to 0 V	5	40	75	m
3.3V LDO; I <sub>(F</sub>	REG25OUT) = 0 mA; T <sub>A</sub> = 25°C (unles	s otherwise noted)		·		
$V_{(REG33)}$	Regulator output voltage	4.5 < VCC or BAT < 25 V; I <sub>(REG330UT)</sub> ≤ 25 mA; T <sub>A</sub> = −40°C to 100°C	3	3.3	3.6	V
∆V <sub>(REG33TEM</sub>	Regulator output change with temperature	$I_{(REG33OUT)} = 2 \text{ mA};$ $T_A = -40^{\circ}\text{C to } 100^{\circ}\text{C}$		±0.2		%
V <sub>(REG33LINE</sub>	Line regulation	5.4 < VCC or BAT < 25 V; I <sub>(REG330UT)</sub> = 2 mA		3	10	m'
V <sub>(REG33LOA</sub>	Load regulation	0.2 mA ≤ I <sub>(REG33OUT)</sub> ≤ 2 mA		7	17	
)	Load regulation	0.2mA ≤ I <sub>(REG33OUT)</sub> ≤ 25 mA		40	100	m'
	Current limit	drawing current until REG33 = 3 V	25	100	145	
(REG33MAX)						m.



SLUS990 – DECEMBER 2009 www.ti.com

# **ELECTRICAL CHARACTERISTICS (continued)**

Over operating free-air temperature range (unless otherwise noted),  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{(REG25)} = 2.41 \text{ V}$  to 2.59 V,  $V_{(BAT)} = 14 \text{ V}$ ,  $C_{(REG25)} = 1 \text{ }\mu\text{F}$ ,  $C_{(REG33)} = 2.2 \text{ }\mu\text{F}$ ; typical values at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	1	EST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(TOUT)</sub>	Output voltage	$I_{(TOUT)} = 0 \text{ mA}; T_A =$	25°C		V <sub>(REG25)</sub>		V
R <sub>DS(on)</sub>	TOUT pass element resistance	I <sub>(TOUT)</sub> = 1 mA; R <sub>DS(</sub> -40°C to 100°C	$_{on)} = (V_{(REG25)} - V_{(TOUT)}) / 1 mA; T_A =$		50	100	Ω
LED OUTPU	TS						
V <sub>OL</sub>	Output low voltage	LED1, LED2, LED3	, LED4, LED5			0.4	V
VCELL+ HIG	H VOLTAGE TRANSLATION						
V		VC(n) - VC(n+1) = 0 $T_A = -40^{\circ}C$ to 100°0		0.950	0.975	1	
V <sub>(VCELL+OUT)</sub>		VC(n) - VC(n+1) = 4 $T_A = -40^{\circ}C$ to 100°C		0.275	0.3	0.375	
V <sub>(VCELL+REF)</sub>	Translation output	internal AFE referen		0.965	0.975	0.985	V
V <sub>(VCELL+PACK</sub> )	κ	Voltage at PACK pin		0.98 x V <sub>(PACK)</sub> /18	V <sub>(PACK)</sub> /18	1.02 x V <sub>(PACK)</sub> /18	
V <sub>(VCELL+BAT)</sub>		Voltage at BAT pin; T <sub>A</sub> = -40°C to 100°C		0.98 × V <sub>(BAT)</sub> /18	V <sub>(BAT)</sub> /18	1.02 × V <sub>(BAT)</sub> /18	
CMMR	Common mode rejection ratio	VCELL+		40			dB
		K= {VCELL+ output output (VC5=0V; VC	(VC5=0V; VC4=4.5V) - VCELL+ C4=0V)}/4.5	0.147	0.150	0.153	
K	Cell scale factor	K= {VCELL+ output output (VC5=13.5V; VC1=	(VC2=13.5V; VC1=18V) - VCELL+ 13.5V)}/4.5	0.147	0.150	0.153	
I <sub>(VCELL+OUT)</sub>	Drive Current to VCELL+ capacitor	VC(n) - VC(n+1) = 0 $T_A = -40^{\circ}C \text{ to } 100^{\circ}C$		12	18		μΑ
V <sub>(VCELL+O)</sub>	CELL offset error	CELL output (VC2 = VC1 = 0 V)	= VC1 = 18 V) - CELL output (VC2 =	-18	-1	18	mV
I <sub>VCnL</sub>	VC(n) pin leakage current	VC1, VC2, VC3, VC	C4, VC5 = 3 V	-1	0.01	1	μΑ
CELL BALA	NCING	1		1			
R <sub>BAL</sub>	internal cell balancing FET resistance	$R_{DS(on)}$ for internal F $V_{DS} = 2 \text{ V}$ ; $T_A = 25^{\circ}$		200	400	600	Ω
HARDWARE	SHORT CIRCUIT AND OVERLOA	D PROTECTION; TA	= 25°C (unless otherwise noted)	1		•	
		$V_{OL} = 25 \text{ mV (min)}$		15	25	35	
$V_{(OL)}$	OL detection threshold voltage accuracy	V <sub>OL</sub> = 100 mV; RSN	IS = 0, 1	90	100	110	mV
	accuracy	V <sub>OL</sub> = 205 mV (max	)	185	205	225	
		V <sub>(SCC)</sub> = 50 mV (mir	n)	30	50	70	
V <sub>(SCC)</sub>	SCC detection threshold voltage accuracy	V <sub>(SCC)</sub> = 200 mV; R	SNS = 0, 1	180	200	220	mV
	accuracy	V <sub>(SCC)</sub> = 475 mV (m	ax)	428	475	523	
		$V_{(SCD)} = -50 \text{ mV (m}$	in)	-30	-50	-70	
V <sub>(SCD)</sub>	SCD detection threshold voltage	$V_{(SCD)} = -200 \text{ mV}; F$	RSNS = 0, 1	-180	-200	-220	mV
	accuracy	$V_{(SCD)} = -475 \text{ mV (r}$	max)	-428	-475	-523	
t <sub>da</sub>	Delay time accuracy	·			±15.25		μs
t <sub>pd</sub>	Protection circuit propagation delay				50		μs
FET DRIVE (	CIRCUIT; T <sub>A</sub> = 25°C (unless other	wise noted)					
V <sub>(DSGON)</sub>	DSG pin output on voltage	$V_{(DSGON)} = V_{(DSG)} - V_{(GS)}$ connected to $T_A = -40$ °C to 100°C	10 MΩ; DSG and CHG on;	8	12	16	V
V <sub>(CHGON)</sub>	CHG pin output on voltage	$V_{(CHGON)} = V_{(CHG)} - V_{(GS)} = 10 \text{ M}\Omega; DSC$ $T_A = -40^{\circ}\text{C to } 100^{\circ}\text{C}$	and CHG on;	8	12	16	٧
V <sub>(DSGOFF)</sub>	DSG pin output off voltage	$V_{(DSGOFF)} = V_{(DSG)}$ -	V <sub>(PACK)</sub>			0.2	V
V <sub>(CHGOFF)</sub>	CHG pin output off voltage	V <sub>(CHGOFF)</sub> = V <sub>(CHG)</sub> -	V <sub>(BAT)</sub>			0.2	V
	Dia a dia a	0 4700 5	$V_{(CHG)}$ : $V_{(PACK)} \ge V_{(PACK)} + 4V$		400	1000	
t <sub>r</sub>	Rise time	C <sub>L</sub> = 4700 pF	V <sub>(DSG)</sub> : V <sub>(BAT)</sub> ≥V <sub>(BAT)</sub> + 4V		400	1000	μs



## **ELECTRICAL CHARACTERISTICS (continued)**

Over operating free-air temperature range (unless otherwise noted),  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{(REG25)} = 2.41 \text{ V}$  to 2.59 V,  $V_{(RAT)} = 14 \text{ V}$ ,  $C_{(REG25)} = 1 \text{ }\mu\text{F}$ ,  $C_{(REG33)} = 2.2 \text{ }\mu\text{F}$ ; typical values at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>f</sub>	Fall time	C <sub>L</sub> = 4700pF	V <sub>(CHG)</sub> : V <sub>(PACK)</sub> + V <sub>(CHGON)</sub> ≥ V <sub>(PAC</sub>		40	200	μs
			V <sub>(DSG)</sub> : VC1 + V <sub>(DSGON)</sub> ≥ VC1 + 1		40	200	
V <sub>(ZVCHG)</sub>	ZVCHG clamp voltage	BAT = 4.5 V		3.3	3.5	3.7	V
LOGIC; T <sub>A</sub>	= -40°C to 100°C (unless otherwi	1					
R <sub>(PULLUP)</sub>	Internal pullup resistance	ALERT			100 20	0	kΩ
(FOLLOF)		RESET		1	3 6		
		ALERT			0.2	2	
$V_{OL}$	Logic low output voltage level	$\overline{RESET}$ ; $V_{(BAT)} =$	7V; $V_{(REG25)} = 1.5 \text{ V}; I_{\overline{(RESET)}} = 200 \mu$	Α	0.4	4	V
		GPOD; $I_{(GPOD)} =$	50 μΑ		0.6	5	
LOGIC SM	BC, SMBD, PFIN, PRES, SAFE, AL	ERT, DISP					
$V_{IH}$	High-level input voltage			2.0			V
$V_{IL}$	Low-level input voltage					0.8	V
$V_{OH}$	Output voltage high <sup>(1)</sup>	$I_{L} = -0.5 \text{ mA}$		V <sub>REG25</sub> -0.			V
V <sub>OL</sub>	Low-level output voltage	PRES, PFIN, AL	ERT, DISP; I <sub>L</sub> = 7 mA;			0.4	V
Cı	Input capacitance				5		pF
I <sub>(SAFE)</sub>	SAFE source currents	SAFE active, SA	FE = V <sub>(REG25)</sub> -0.6 V	-3			mA
I <sub>lkg(SAFE)</sub>	SAFE leakage current	SAFE inactive		-0.2		0.2	μA
I <sub>lkq</sub>	Input leakage current					1	μA
ADC <sup>(2)</sup>							
	Input voltage range	TS1, TS2, using	Internal V <sub>ref</sub>	-0.2		1	V
	Conversion time				31.5		ms
	Resolution (no missing codes)			16			bits
	Effective resolution			14	15		bits
	Integral nonlinearity					±0.03	%FSR <sup>(3</sup>
	Offset error <sup>(4)</sup>				140	250	μV
	Offset error drift <sup>(4)</sup>	T <sub>A</sub> = 25°C to 85°	C		2.5	18	μV/°C
	Full-scale error <sup>(5)</sup>				±0.1%	±0.7%	·
	Full-scale error drift				50		PPM/°C
	Effective input resistance <sup>(6)</sup>			8			МΩ
COULOME	3 COUNTER						
	Input voltage range			-0.20		0.20	V
	Conversion time	Single conversio	n	5.20	250	1.20	ms
	Effective resolution	Single conversio		15			bits
		-0.1 V to 0.20 V			±0.007	±0.034	3.10
	Integral nonlinearity	-0.20 V to -0.1 V	V		±0.007	_5.004	%FSR
	Offset error (7)	$T_A = 25^{\circ}\text{C to } 85^{\circ}$			10		μV
	Offset error drift	1 <sub>A</sub> = 25 0 10 65			0.4	0.7	μV/°C
	Full-scale error (8) (9)				±0.35%	0.7	μν/ Ο
							PPM/°(
	Full-scale error drift				150		PPIVI/C

- (1) RC[0:7] bus
- (2) Unless otherwise specified, the specification limits are valid at all measurement speed modes.
- (3) Full-scale reference
- (4) Post-calibration performance and no I/O changes during conversion with SRN as the ground reference.
- 5) Uncalibrated performance. This gain error can be eliminated with external calibration.
- (6) The A/D input is a switched-capacitor input. Since the input is switched, the effective input resistance is a measure of the average resistance.
- (7) Post-calibration performance
- 8) Reference voltage for the coulomb counter is typically  $V_{ref}/3.969$  at  $V_{(REG25)} = 2.5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .
- (9) Uncalibrated performance. This gain error can be eliminated with external calibration.



SLUS990 – DECEMBER 2009 www.ti.com

## **ELECTRICAL CHARACTERISTICS (continued)**

Over operating free-air temperature range (unless otherwise noted),  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{(REG25)} = 2.41 \text{ V}$  to 2.59 V,  $V_{(RAT)} = 14 \text{ V}$ .  $C_{(REG25)} = 1 \text{ µF}$ ,  $C_{(REG23)} = 2.2 \text{ µF}$ ; typical values at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Effective input resistance (10)	T <sub>A</sub> = 25°C to 85°C	2.5			МΩ
INTERNA	L TEMPERATURE SENSOR		·			
V <sub>(TEMP)</sub>	Temperature sensor voltage (11)			-2.0		mV/°C
VOLTAGE	REFERENCE		·			
	Output voltage		1.215	1.225	1.230	V
	Output voltage drift			65		PPM/°C
HIGH FRE	EQUENCY OSCILLATOR					
f <sub>(OSC)</sub>	Operating frequency			4.194		MHz
	Frequency error (12) (13)		-3%	0.25%	3%	
f <sub>(EIO)</sub>	Frequency error (1-)	T <sub>A</sub> = 20°C to 70°C	-2%	0.25%	2%	
t <sub>(SXO)</sub>	Start-up time <sup>(14)</sup>			2.5	5	ms
LOW FRE	QUENCY OSCILLATOR					
f <sub>(LOSC)</sub>	Operating frequency			32.768		kHz
4	Frequency error <sup>(13)</sup> (15)		-2.5%	0.25%	2.5%	
f <sub>(LEIO)</sub>	Frequency enditor (7)	T <sub>A</sub> = 20°C to 70°C	-1.5%	0.25%	1.5%	
t <sub>(LSXO)</sub>	Start-up time <sup>(14)</sup>				500	μs

<sup>(10)</sup> The CC input is a switched capacitor input. Since the input is switched, the effective input resistance is a measure of the average resistance.

Product Folder Link(s): bq20z65-R1

<sup>(11) -53.7</sup> LSB/°C

<sup>(12)</sup> The frequency error is measured from 4.194 MHz.

<sup>(13)</sup> The frequency drift is included and measured from the trimmed frequency at  $V_{(REG25)} = 2.5V$ ,  $T_A = 25^{\circ}C$ .

<sup>(14)</sup> The startup time is defined as the time it takes for the oscillator output frequency to be  $\pm 3\%$ .

<sup>(15)</sup> The frequency error is measured from 32.768 kHz.




#### **POWER-ON RESET**

Over operating free-air temperature range (unless otherwise noted),  $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{(REG25)} = 2.41 \text{ V}$  to 2.59 V,  $V_{(BAT)} = 14 \text{ V}$ ,  $C_{(REG25)} = 1 \text{ }\mu\text{F}$ ,  $C_{(REG33)} = 2.2 \text{ }\mu\text{F}$ ; typical values at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIT-	Negative-going voltage input		1.7	1.8	1.9	V
VHYS	Power-on reset hysteresis		5	125	200	mV
t <sub>RST</sub>	RESET active low time	active low time after power up or watchdog reset	100	250	560	μs

#### POWER ON RESET BEHAVIOR VS FREE-AIR TEMPERATURE



# DATA FLASH CHARACTERISTICS OVER RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Typical values at  $T_A = 25$ °C and  $V_{(REG25)} = 2.5$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Data retention		10			Years
	Flash programming write-cycles		20k			Cycles
t <sub>(ROWPROG)</sub>	Row programming time	See (1)			2	ms
t <sub>(MASSERASE)</sub>	Mass-erase time				200	ms
t <sub>(PAGEERASE)</sub>	Page-erase time				20	ms
I <sub>(DDPROG)</sub>	Flash-write supply current			5	10	mA
I <sub>(DDERASE)</sub>	Flash-erase supply current			5	10	mA
RAM/REGIS	TER BACKUP					
	DP data retention input current	$V_{(RBI)} > V_{(RBI)MIN}$ , $V_{REG25} < V_{IT-}$ , $T_A = 85$ °C		1000	2500	nΛ
I <sub>(RB)</sub>	RB data-retention input current	$V_{(RBI)} > V_{(RBI)MIN}$ , $V_{REG25} < V_{IT-}$ , $T_A = 25$ °C		90	220	nA
V <sub>(RB)</sub>	RB data-retention input voltage <sup>(1)</sup>		1.7			V

<sup>(1)</sup> Specified by design. Not production tested.

# **SMBus TIMING CHARACTERISTICS**

 $T_A = -40$ °C to 85°C Typical Values at  $T_A = 25$ °C and  $V_{REG25} = 2.5$  V (Unless Otherwise Noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>(SMB)</sub>	SMBus operating frequency	Slave mode, SMBC 50% duty cycle	10		100	kHz



SLUS990 - DECEMBER 2009 www.ti.com

# **SMBus TIMING CHARACTERISTICS (continued)**

 $T_A = -40$ °C to 85°C Typical Values at  $T_A = 25$ °C and  $V_{REG25} = 2.5$  V (Unless Otherwise Noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>(MAS)</sub>	SMBus master clock frequency	Master mode, No clock low slave extend		51.2		kHz
t <sub>(BUF)</sub>	Bus free time between start and stop (see Figure 1)		4.7			μs
t <sub>(HD:STA)</sub>	Hold time after (repeated) start (see Figure 1)		4			μs
t <sub>(SU:STA)</sub>	Repeated start setup time (see Figure 1)		4.7			μs
t <sub>(SU:STO)</sub>	Stop setup time (see Figure 1)		4			μs
t <sub>(HD:DAT)</sub>	Data hald time (and Figure 1)	Receive mode	0			ns
	Data hold time (see Figure 1)	Transmit mode	300			
t <sub>(SU:DAT)</sub>	Data setup time (see Figure 1)		250			ns
t <sub>(TIMEOUT)</sub>	Error signal/detect (see Figure 1)	See (1)	25		35	μs
t <sub>(LOW)</sub>	Clock low period (see Figure 1)		4.7			μs
t <sub>(HIGH)</sub>	Clock high period (see Figure 1)	See (2)	4		50	μs
t <sub>(LOW:SEXT)</sub>	Cumulative clock low slave extend time	See (3)			25	ms
t <sub>(LOW:MEXT)</sub>	Cumulative clock low master extend time (see Figure 1)	See <sup>(4)</sup>			10	ms
t <sub>f</sub>	Clock/data fall time	See (5)			300	ns
t <sub>r</sub>	Clock/data rise time	See <sup>(6)</sup>			1000	ns

Submit Documentation Feedback

 <sup>(1)</sup> The bq20z65-R1 times out when any clock low exceeds t<sub>(TIMEOUT)</sub>.
 (2) t<sub>(HIGH)</sub>, Max, is the minimum bus idle time. SMBC = SMBD = 1 for t > 50 ms causes reset of any transaction involving bq20z65-R1 that is in progress. This specification is valid when the NC\_SMB control bit remains in the default cleared state (CLK[0]=0).


t(LOW:SEXT) is the cumulative time a slave device is allowed to extend the clock cycles in one message from initial start to the stop.

 $t_{(LOW:MEXT)}$  is the cumulative time a master device is allowed to extend the clock cycles in one message from initial start to the stop. Rise time  $t_r = VILMAX - 0.15$ ) to (VIHMIN + 0.15)

<sup>(5)</sup> 

<sup>(6)</sup> Fall time  $t_f = 0.9V_{DD}$  to (VILMAX – 0.15)





A. SCLKACK is the acknowledge-related clock pulse generated by the master.

Figure 1. SMBus Timing Diagram

TEXAS INSTRUMENTS

SLUS990 – DECEMBER 2009 www.ti.com

#### **FEATURE SET**

#### **Primary (1st Level) Safety Features**

The bq20z65-R1 supports a wide range of battery and system protection features that can easily be configured. The primary safety features include:

- Cell over/undervoltage protection
- Charge and discharge overcurrent
- · Short Circuit protection
- Charge and discharge overtemperature with independent alarms and thresholds for each thermistor
- AFE Watchdog

#### Secondary (2nd Level) Safety Features

The secondary safety features of the bq20z65-R1 can be used to indicate more serious faults via the SAFE pin. This pin can be used to blow an in-line fuse to permanently disable the battery pack from charging or discharging. The secondary safety protection features include:

- Safety overvoltage
- Safety undervoltage
- 2nd level protection IC input
- · Safety overcurrent in charge and discharge
- Safety over-temperature in charge and discharge with independent alarms and thresholds for each thermistor
- · Charge FET and zero-volt charge FET fault
- Discharge FET fault
- Cell imbalance detection (active and at rest)
- Open thermistor detection
- Fuse blow detection
- AFE communication fault

#### **Charge Control Features**

The bg20z65-R1 charge control features include:

- Supports JEITA temperature ranges. Reports charging voltage and charging current according to the active temperature range.
- Handles more complex charging profiles. Allows for splitting the standard temperature range into 2 sub-ranges and allows for varying the charging current according to the cell voltage.
- Reports the appropriate charging current needed for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger using SMBus broadcasts.
- Determines the chemical state of charge of each battery cell using Impedance Track™ and can reduce the charge difference of the battery cells in fully charged state of the battery pack gradually using cell balancing algorithm during charging. This prevents fully charged cells from overcharging and causing excessive degradation and also increases the usable pack energy by preventing premature charge termination
- Supports pre-charging/zero-volt charging
- Supports charge inhibit and charge suspend if battery pack temperature is out of temperature range
- Reports charging fault and also indicate charge status via charge and discharge alarms.

# **Gas Gauging**

The bq20z65-R1 uses the Impedance Track™ Technology to measure and calculate the available charge in battery cells. The achievable accuracy is better than 1% error over the lifetime of the battery and there is no full charge discharge learning cycle required.

See Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm application note (SLUA364) for further details.

4 Submit Documentation Feedback



#### Lifetime Data Logging Features

The bq20z65-R1 offers lifetime data logging, where important measurements are stored for warranty and analysis purposes. The data monitored include:

- Lifetime maximum temperature
- Lifetime maximum temperature count
- · Lifetime maximum temperature duration
- · Lifetime minimum temperature
- · Lifetime maximum battery cell voltage
- · Lifetime maximum battery cell voltage count
- · Lifetime maximum battery cell voltage duration
- Lifetime minimum battery cell voltage
- Lifetime maximum battery pack voltage
- Lifetime minimum battery pack voltage
- Lifetime maximum charge current
- Lifetime maximum discharge current
- Lifetime maximum charge power
- Lifetime maximum discharge power
- · Lifetime maximum average discharge current
- Lifetime maximum average discharge power
- Lifetime average temperature

#### **Authentication**

The bg20z65-R1 supports authentication by the host using SHA-1.

#### **Power Modes**

The bg20z65-R1 supports 3 different power modes to reduce power consumption:

- In Normal Mode, the bq20z65-R1 performs measurements, calculations, protection decisions and data updates in 1 second intervals. Between these intervals, the bq20z65-R1 is in a reduced power stage.
- In Sleep Mode, the bq20z65-R1 performs measurements, calculations, protection decisions and data update
  in adjustable time intervals. Between these intervals, the bq20z65-R1 is in a reduced power stage. The
  bq20z65-R1 has a wake function that enables exit from Sleep mode, when current flow or failure is detected.
- In Shutdown Mode the bg20z65-R1 is completely disabled.



SLUS990 – DECEMBER 2009 www.ti.com

#### **CONFIGURATION**

#### Oscillator Function

The bq20z65-R1 fully integrates the system oscillators therefore, no external components are required for this feature.

#### **System Present Operation**

The bq20z65-R1 periodically verifies the PRES pin and detects that the battery is present in the system via a low state on a PRES input. When this occurs, the bq20z65-R1 enters normal operating mode. When the pack is removed from the system and the PRES input is high, the bq20z65-R1 enters the battery-removed state, disabling the charge, discharge, and ZVCHG FETs. The PRES input is ignored and can be left floating when non-removal mode is set in the data flash.

#### **BATTERY PARAMETER MEASUREMENTS**

The bq20z65-R1 uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement, and a second delta-sigma ADC for individual cell and battery voltage, and temperature measurement.

#### **Charge and Discharge Counting**

The integrating delta-sigma ADC measures the charge/discharge flow of the battery by measuring the voltage drop across a small-value sense resistor between the SR1 and SR2 pins. The integrating ADC measures bipolar signals from -0.25 V to 0.25 V. The bq20z65-R1 detects charge activity when  $V_{SR} = V_{(SRP)} - V_{(SRN)}$  is positive and discharge activity when  $V_{SR} = V_{(SRP)} - V_{(SRN)}$  is negative. The bq20z65-R1 continuously integrates the signal over time, using an internal counter. The fundamental rate of the counter is 0.65nVh.

#### Voltage

The bq20z65-R1 updates the individual series cell voltages at one second intervals. The internal ADC of the bq20z65-R1 measures the voltage, scales and calibrates it appropriately. This data is also used to calculate the impedance of the cell for the Impedance Track™ gas-gauging.

#### Current

The bq20z65-R1 uses the SRP and SRN inputs to measure and calculate the battery charge and discharge current using a  $5m\Omega$  to  $20m\Omega$  typ. sense resistor.

#### **Wake Function**

The bq20z65-R1 can exit sleep mode, if enabled, by the presence of a programmable level of current signal across SRP and SRN.

#### **Auto Calibration**

The bq20z65-R1 provides an auto-calibration feature to cancel the voltage offset error across SRN and SRP for maximum charge measurement accuracy. The bq20z65-R1 performs auto-calibration when the SMBus lines stay low continuously for a minimum of a programmable amount of time.

#### **Temperature**

The bq20z65-R1 has an internal temperature sensor and 2 external temperature sensor inputs, TS1 and TS2, used in conjunction with two identical NTC thermistors (default are Semitec 103AT) to sense the battery environmental temperature. The bq20z65-R1 can be configured to use the internal temperature sensor or up to 2 external temperature sensors.

S Submit Documentation Feedback



#### COMMUNICATIONS

The bq20z65-R1 uses SMBus v1.1 with Master Mode and package error checking (PEC) options per the SBS specification.

#### **SMBus On and Off State**

The bq20z65-R1 detects an SMBus off state when SMBC and SMBD are logic-low for ≥ 2 seconds. Clearing this state requires either SMBC or SMBD to transition high. Within 1 ms, the communication bus is available.

#### **SBS Commands**

#### **Table 3. SBS COMMANDS**

SBS CMD	MODE	NAME	FORMAT	SIZE IN BYTES	MIN VALUE	MAX VALUE	DEFAULT VALUE	UNIT
0x00	R/W	ManufacturerAccess	Hex	2	0x0000	0xffff	_	_
0x01	R/W	RemainingCapacityAlarm	Integer	2	0	700 or 1000	300 or 432	mAh or 10mWh
0x02	R/W	RemainingTimeAlarm	Unsigned integer	2	0	30	10	min
0x03	R/W	BatteryMode	Hex	2	0x0000	0xffff	_	_
0x04	R/W	AtRate	Integer	2	-32,768	32,767	_	mA or 10mW
0x05	R	AtRateTimeToFull	Unsigned integer	2	0	65,535	_	min
0x06	R	AtRateTimeToEmpty	Unsigned integer	2	0	65,535	_	min
0x07	R	AtRateOK	Unsigned integer	2	0	65,535	_	_
80x0	R	Temperature	Unsigned integer	2	0	65,535	_	0.1°K
0x09	R	Voltage	Unsigned integer	2	0	20,000	_	mV
0x0a	R	Current	Integer	2	-32,768	32767	_	mA
0x0b	R	AverageCurrent	Integer	2	-32,768	32,767	_	mA
0x0c	R	MaxError	Unsigned integer	1	0	100	_	%
0x0d	R	RelativeStateOfCharge	Unsigned integer	1	0	100	_	%
0x0e	R	AbsoluteStateOfCharge	Unsigned integer	1	0	100+	_	%
0x0f	R/W	RemainingCapacity	Unsigned integer	2	0	65,535	_	mAh or 10mWh
0x10	R	FullChargeCapacity	Unsigned integer	2	0	65,535	_	mAh or 10mWh
0x11	R	RunTimeToEmpty	Unsigned integer	2	0	65,534	_	min
0x12	R	AverageTimeToEmpty	Unsigned integer	2	0	65,534	_	min
0x13	R	AverageTimeToFull	Unsigned integer	2	0	65,534	_	min
0x14	R	ChargingCurrent	Unsigned integer	2	0	65,534	_	mA
0x15	R	ChargingVoltage	Unsigned integer	2	0	65,534	_	mV
0x16	R	BatteryStatus	Hex	2	0x0000	0xdbff	_	_
0x17	R/W	CycleCount	Unsigned integer	2	0	65,535	0	_
0x18	R/W	DesignCapacity	Integer	2	0	32,767	4400 or 6336	mAh or 10mWh



SLUS990 - DECEMBER 2009 www.ti.com

# Table 3. SBS COMMANDS (continued)

SBS CMD	MODE	NAME	FORMAT	SIZE IN BYTES	MIN VALUE	MAX VALUE	DEFAULT VALUE	UNIT
0x19	R/W	DesignVoltage	Integer	2	7000	18,000	14,400	mV
0x1a	R/W	SpecificationInfo	Hex	2	0x0000	0xffff	0x0031	_
0x1b	R/W	ManufactureDate	Unsigned integer	2	0	65,535	0	_
0x1c	R/W	SerialNumber	Hex	2	0x0000	0xffff	0x0000	_
0x20	R/W	ManufacturerName	String	20+1	_	_	Texas Instruments	_
0x21	R/W	DeviceName	String	20+1	_	_	bq20z65-R1	_
0x22	R/W	DeviceChemistry	String	4+1	_	_	LION	_
0x23	R	ManufacturerData	String	14+1	_	_	_	_
0x2f	R/W	Authenticate	String	20+1	_	_	_	_
0x3c	R	CellVoltage4	Unsigned integer	2	0	65,535	_	mV
0x3d	R	CellVoltage3	Unsigned integer	2	0	65,535	_	mV
0x3e	R	CellVoltage2	Unsigned integer	2	0	65,535	_	mV
0x3f	R	CellVoltage1	Unsigned integer	2	0	65,535	_	mV

# **Table 4. EXTENDED SBS COMMANDS**

SBS CMD	MODE	NAME	FORMAT	SIZE IN BYTES	MIN VALUE	MAX VALUE	DEFAULT VALUE	UNIT
0x45	R	AFEData	String	11+1	_	_	_	_
0x46	R/W	FETControl	Hex	2	0x00	0xff	_	_
0x4f	R	StateOfHealth	Hex	2	0x0000	0xffff	_	%
0x51	R	SafetyStatus	Hex	2	0x0000	0xffff	_	_
0x52	R	PFAlert	Hex	2	0x0000	0xffff	_	_
0x53	R	PFStatus	Hex	2	0x0000	0xffff	_	_
0x54	R	OperationStatus	Hex	2	0x0000	0xffff	_	_
0x55	R	ChargingStatus	Hex	2	0x0000	0xffff	_	_
0x57	R	ResetData	Hex	2	0x0000	0xffff	_	_
0x58	R	WDResetData	Unsigned integer	2	0	65,535	_	_
0x5a	R	PackVoltage	Unsigned integer	2	0	65,535	_	mV
0x5d	R	AverageVoltage	Unsigned integer	2	0	65,535	_	mV
0x5e	R	TS1Temperature	Integer	2	-400	1200	_	0.1°C
0x5f	R	TS2Temperature	Integer	2	-400	1200	_	0.1°C
0x60	R/W	UnSealKey	Hex	4	0x00000000	0xfffffff	_	_
0x61	R/W	FullAccessKey	Hex	4	0x00000000	0xfffffff	_	_
0x62	R/W	PFKey	Hex	4	0x00000000	0xfffffff	_	_
0x63	R/W	AuthenKey3	Hex	4	0x00000000	0xfffffff	_	_
0x64	R/W	AuthenKey2	Hex	4	0x00000000	0xfffffff	_	_
0x65	R/W	AuthenKey1	Hex	4	0x00000000	0xfffffff	_	_
0x66	R/W	AuthenKey0	Hex	4	0x00000000	0xfffffff	_	_
0x68	R	SafetyAlert2	Hex	2	0x0000	0x000f	_	_
0x69	R	SafetyStatus2	Hex	2	0x0000	0x000f	_	_

Submit Documentation Feedback




# Table 4. EXTENDED SBS COMMANDS (continued)

SBS CMD	MODE	NAME	FORMAT	SIZE IN BYTES	MIN VALUE	MAX VALUE	DEFAULT VALUE	UNIT
0x6a	R	PFAlert2	Hex	2	0x0000	0x000f	_	_
0x6b	R	PFStatus2	Hex	2	0x0000	0x000f	_	_
0x6c	R	ManufBlock1	String	20	_	_	_	_
0x6d	R	ManufBlock2	String	20	_	_	_	_
0x6e	R	ManufBlock3	String	20	_	_	_	_
0x6f	R	ManufBlock4	String	20	_	_	_	_
0x70	R/W	ManufacturerInfo	String	31+1	_	_	_	_
0x71	R/W	SenseResistor	Unsigned integer	2	0	65,535	_	μΩ
0x72	R	TempRange	Hex	2	_	_	_	_
0x73	R	LifetimeData1	String	32+1	_	_	_	_
0x74	R	LifetimeData2	String	8+1	_	_	_	_
0x77	R/W	DataFlashSubClassID	Hex	2	0x0000	0xffff	_	_
0x78	R/W	DataFlashSubClassPage1	Hex	32	_	_	_	_
0x79	R/W	DataFlashSubClassPage2	Hex	32	_	_	_	_
0x7a	R/W	DataFlashSubClassPage3	Hex	32	_	_	_	_
0x7b	R/W	DataFlashSubClassPage4	Hex	32	_	_	_	_
0x7c	R/W	DataFlashSubClassPage5	Hex	32	_	_	_	_
0x7d	R/W	DataFlashSubClassPage6	Hex	32	_		_	_
0x7e	R/W	DataFlashSubClassPage7	Hex	32	_	_	_	_
0x7f	R/W	DataFlashSubClassPage8	Hex	32	_		_	_

SLUS990 – DECEMBER 2009 www.ti.com

#### **APPLICATION SCHEMATIC**





# **PACKAGE OPTION ADDENDUM**

6-Aug-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ20Z65DBT-R1	NRND	TSSOP	DBT	44	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	20Z65	
BQ20Z65DBTR-R1	NRND	TSSOP	DBT	44	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	20Z65	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

6-Aug-2014


n no event shall TI's liability arisir	ng out of such information exceed the total	purchase price of the TI part(s) a	at issue in this document sold by	/ TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

# TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**







A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ20Z65DBTR-R1	TSSOP	DBT	44	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2012




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
Е	BQ20Z65DBTR-R1	TSSOP	DBT	44	2000	367.0	367.0	45.0



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/sampterms.htm">http://www.ti.com/sc/docs/sampterms.htm</a>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated