

Data sheet acquired from Harris Semiconductor SCHS036B - Revised July 2003

# CMOS 64-Stage Static Shift Register

High-Voltage Types (20-Volt Rating)

■ CD4031B is a static shift register that contains 64 D-type, master-slave flipflop stages and one stage which is a D-type master flip-flop only (referred to as a 1/2 stage).

The logic level present at the DATA input is transferred into the first stage and shifted one stage at each positive-going clock transition. Maximum clock frequencies up to 12 Megahertz (typical) can be obtained. Because fully static operation is allowed, information can be permanently stored with the clock line in either the low or high state. The CD4031B has a MODE CONTROL input that, when in the high state, allows operation in the recirculating mode. The MODE CON-TROL input can also be used to select between two separate data sources. Register packages can be cascaded and the clock lines driven directly for high-speed operation. Alternatively, a delayed clock output (CLD) is provided that enables cascading register packages while allowing reduced clock drive fan-out and transition-time requirements. A third cascading option makes use of the Q' output from the 1/2 stage, which is available on the next negative-going transition of the clock after the Q output occurs. This delayed output, like the delayed clock CLD, is used with clocks having slow rise and fall times.

The CD4031B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

### Features:

- Fully static operation: DC to 12 MHz typ. @ V<sub>DD</sub>-V<sub>SS</sub> = 15 V
- Standard TTL drive capability on Q output
- Recirculation capability
- Three cascading modes:

Direct clocking for high-speed operation Delayed clocking for reduced clock drive requirements Additional 1/2 stage for slow clocks

- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range)

1 V at V<sub>DD</sub> = 5 V 2 V at V<sub>DD</sub> = 10 V 2.5 V at V<sub>DD</sub> = 15 V

- 5-V. 10-V. and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices'

#### Applications:

- Serial shift registers
- Time delay circuits

#### RECOMMENDED OPERATING CONDITIONS For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIN			
CHARACTERISTIC	Min.	Max.	UNITS	
Supply-Voltage Range (For T <sub>A</sub> =Full Package- Temperature Range)	3	18	V	

# DATA I 15 MODE 10 CLOCK V<sub>SS</sub> = 8 NC = 3,4,11,12,13,14 92C5 - 29039R **FUNCTIONAL DIAGRAM**

### INPUT CONTROL CIRCUIT TRUTH TABLE

CD4031B Types

DATA	RECIRC.	MODE	BIT INTO STAGE I
1	x	0	1
0	Х	0	0
X	1	1	1
Х	0	1	0

### TYPICAL STAGE TRUTH TABLE

Deta	CL	Data + 1
0	<b>-</b>	0
1		1
×		NC


#### TRUTH TABLE FOR OUTPUT FROM Q' (TERMINAL 5)

Data + 64	CL	Data + 64½
0		0
1	7	1
X.		NC

1 = HIGH LEVEL

0 = LOW LEVEL

X = DON'T CARE NC = NO CHANGE



TERMINAL ASSIGNMENT

#### MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to VSS Terminal) ..... -0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS .....-0.5V to VDD +0.5V POWER DISSIPATION PER PACKAGE (PD): For TA = +100°C to +125°C...... Derate Linearity at 12mW/°C to 200mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ...... 100mW OPERATING-TEMPERATURE RANGE (TA).....-55°C to +125°C STORAGE TEMPERATURE RANGE (Tstg).....-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING):

STATIC E	LECTRICAL	CHARACTERISTICS

AU	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							
CHARACTERISTIC	Vo	VIN	$v_{DD}$						+25		UNITS
	(V)	(V)	(V)	_ <u>5</u> 5	-40	+85	+125	Min.	Typ.	Max.	
Quiescent Device	_	0,5	5	5	5	150	150	_	0.04	5	
Current,	'	0,10	10	10	10	300	300	_	0.04	10	μΑ
IDD Max.		0,15	15	20	20	600	600	- /	0.04	20	
		0,20	20	100	100	3000	3000	-	0.08	100	
Output Low (Sink)	0.4	0,5	5	2.56	2.44	1.68	1.44	2.04	4	-	
Current IOL Min.	0.5	0,10	10	6.4	6	4.4	3.6	5.2	10.4	-	
Q	1.5	0,15	15	16.8	16	11.2	9.6	13.6	27.2	_	٠,٠
ā, a', c <sub>LD</sub>	0.4	0,5	5	0.64	0:61	0.42	0.36	0.51	1	_	1
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	ł
	1.5	0,15	15	4.2	4 ·	2.8	2.4	3.4	6.8	-	mA.
Output High (Source)	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	1 .
Current, IOH Min.	2.5	0,5	5	- 2	1.8	1.3	-1.15	-1.6	-3.2.		1
Q, Q, Q', CLD	9.5	0,10	10	- 1.6	1.5	-1.1	-0.9	-1.3	-2.6	-	1
	13.5	0,15	15	4.2	4	2.8	-2.4	-3.4	-6.8	-	
Output Voltage:	-	0,5	5			0.05		_	0	0.05	
Low Level.	×:	0,10	10	:		0.05		-	0	0.05	1
VOL Max.		0,15	15	*		0.05		_	. 0	0.05	l v
Output Voltage:	-	0,5				4.95		4.95	5		l '
High Level,	·	0,10				9.95		9.95	10	_	
V <sub>OH</sub> Min,		0,15				14.95		14.95	15		<u> </u>
Input Low	0.5, 4.5	-	5			1.5		-		1.5	
Voltage	1,9	-	10			3				3	,
V <sub>IL</sub> Max.	1.5, 13.5	-	15			4				4	V
Input High	0.5, 4.5		5			3.5		3.5	<u> </u>		•
Voltage,	1;9	-	10			7		7	<b>├</b> <u>¯</u>		ł
V <sub>IH</sub> Min.	1.5, 13.5		15	<del></del>		11		11		_	<u> </u>
Input Current I <sub>IN</sub> Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μΑ




Fig. 1 — Logic diagram.




Fig. 2 — Typical output low (sink)

current characteristics (Q sink

current = 4X ordinate).




Fig. 3 — Minimum output low (sink)
current characteristics (Q sink
current = 4X ordinate).




Fig. 4 — Typical output high (source) current characteristics.




Fig. 5 — Minimum output high (source) current characteristics.

### CD4031B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A$  = 25°C; Input  $t_r$ ,  $t_f$  = 20 ns,  $C_L$  = 50 pF,  $R_L$  = 200 k $\Omega$ 

CHARACTERISTIC	TEST CONDITIONS		LIMIT	S	
CHARACTERISTIC	V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS
Propagation Delay Time:	5	_	250	500	
Clock to Q, tpHL, tpLH;	10	-	110	220	ns
Clock to Q, tPLH	15	_	90	180	
Clock to Q', tpHL, tpLH;	5	-	190	380	``
Clock to Q, tpHL	10	_	80	160	ns
	15		65	130	
,	5	_	100	200	
Clock to CL <sub>D</sub>	10		50	100	ns
	15		40	80	
Transition Time t	5		100	200	
Transition Time, t <sub>THL</sub> , t <sub>TLH</sub>	10	_	50	100	ns
(Any Output, except Q, t <sub>THL</sub> )	15	_	40	80	
	5	_	50	100	
O, t <sub>THL</sub>	10	_	25	50	ns
	15		20	40	
	5	_	30	60	
Minimum Data Setup Time, tS	10	_	15	30	ns ns
	15	-	10	20	
	5	_	30	60	
Minimum Data Hold Time, tH	10	_	15	30	กร
<u>-</u>	15	-	10	20	
	5	_	120	240	
Minimum Clock Pulse Width, tw	10	_	50	100	ns
	15	-	40	80	
Marrian Challe In and En	5	2	4	_	
Maximum Clock Input Frequency,	10	5	10		MHz
fcL**	. 15	6	12	-	
Clark Inquit Bios on Sall Time	5		<u> </u>	1000	
Clock Input Rise or Fall Time,	10		_	1000	μs
trCL/tfCL*	15		-	200	·
Input Capacitance, C <sub>IN</sub> (Any Input)		_	5	7.5	pF

<sup>\*</sup>If more than one unit is cascaded in the parallel clocked application, t<sub>r</sub>CL should be made less than or equal to the sum of the propagation delay at 50 pF and the transition time of the output driving stage. \*\*Maximum Clock Frequency for Cascaded Units;



 $f_{\text{max}} = \frac{1}{\text{(n-1) CL}_D \text{ prop. delay + Q prop. delay + set-up time}}$  where n = number of packages

b) Not Using Delayed Clock:

fmax = propagation delay + set-up time




Fig. 6 — Typical propagation delay time as a function of load capacitance (see table).




Fig. 7 — Typical propagation delay time as a function of load capacitance (see table).




Fig. 8 — Typical transition time as a function of load capacitance (except Q, t<sub>THL</sub>).

### CD4031B Types




Fig. 9 — Typical transition time as a function of load capacitance (Q,  $t_{THL}$ ).




Fig. 10 — Typical dynamic power dissipation as a function of clock input frequency.




Fig. 11 - Dynamic power dissipation test circuit.




Fig. 12 — Cascading using direct clocking for high-speed operation (see clock rise and fall time requirement).




Fig. 13 — Quiescent-devicecurrent test circuit.




Fig. 14 - Cascading using delayed clocking for reduced clock drive requirements.




Fig. 15 - Input-leakage current.




Fig. 16 — Cascading using half-clock-pulse delayed data output  $(Q^\prime)$  to permit use of slow rise and fall time clock inputs.





Fig. 17 - Input-voltage test circuit.



### Chip dimensions and ped layout for CD4031B

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).





10-Jun-2014

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4031BE	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4031BE	Samples
CD4031BEE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4031BE	Samples
CD4031BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD4031BF3A	Samples
CD4031BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM031B	Samples
CD4031BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM031B	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### PACKAGE OPTION ADDENDUM

10-Jun-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD4031B, CD4031B-MIL:

Catalog: CD4031B

Military: CD4031B-MIL

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

### TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**



### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4031BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	ge Drawing Pins		Length (mm)	Width (mm)	Height (mm)	
CD4031BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0	

### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G16)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.