







CSD95378BQ5MC

SLPS463C – APRIL 2014 – REVISED MARCH 2017


# CSD95378BQ5MC Synchronous Buck NexFET<sup>™</sup> Smart Power Stage

# 1 Features

Texas

INSTRUMENTS

- 60-A Continuous Operating Current Capability
- 93.4% System Efficiency at 30 A
- Low-Power Loss of 2.8 W at 30 A
- High-Frequency Operation (up to 1.25 MHz)
- Diode Emulation Mode With FCCM
- Temperature Compensated Bidirectional Current Sense
- Analog Temperature Output (400 mV at 0°C)
- Fault Monitoring
  - High-Side Short, Overcurrent, and Overtemperature Protection
- 3.3-V and 5-V PWM Signal Compatible
- Tri-State PWM Input
- Integrated Bootstrap Diode
- Optimized Dead Time for Shoot-Through
   Protection
- High-Density SON 5-mm × 6-mm Footprint
- Ultra-Low-Inductance Package
- System-Optimized PCB Footprint
- DualCool<sup>™</sup> Packaging
- RoHS Compliant Lead-Free Terminal Plating
- Halogen-Free



# 2 Applications

- Multiphase Synchronous Buck Converters
  - High-Frequency Applications
  - High-Current, Low-Duty-Cycle Applications
- POL DC-DC Converters
- Memory and Graphic Cards
- Desktop and Server VR11.x / VR12.x V-core and Memory Synchronous Converters

# **3 Description**


The CSD95378BQ5MC NexFET<sup>™</sup> smart power stage is a highly-optimized design for use in a high-power, high-density synchronous buck converter. This product integrates the driver IC and power MOSFETs to complete the power stage switching function. This combination produces high-current, high-efficiency, and high-speed switching capability in a small 5-mm × 6-mm outline package. It also integrates the accurate current sensing and temperature sensing functionality to simplify system design and improve accuracy. In addition, the PCB footprint is optimized to help reduce design time and simplify the completion of the overall system design.

#### Device Information<sup>(1)</sup>

DEVICE	MEDIA	QTY	PACKAGE	SHIP
CSD95378BQ5MC	13-Inch Reel	2500	SON	Tape
CSD95378BQ5MCT	7-Inch Reel	250	5.00-mm × 6.00-mm DualCool Package	and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Typical Power Stage Efficiency and Power Loss**



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

# Application Diagram

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
7	Арр	lication Schematic6

8	Dev	ice and Documentation Support	. 7
	8.1	Receiving Notification of Documentation Updates	. 7
	8.2	Community Resources	. 7
	8.3	Trademarks	. 7
	8.4	Electrostatic Discharge Caution	. 7
	8.5	Glossary	. 7
9	Mec	hanical, Packaging, and Orderable	
	Info	rmation	. 8
	9.1	Mechanical Drawing	. 8
	9.2	Recommended PCB Land Pattern	. 9
	9.3	Recommended Stencil Opening	. 9
	9.2	Recommended PCB Land Pattern	


# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (June 2015) to Revision C	Page
<ul> <li>Changed the CSD95378B parts in the Application Schematic section</li> <li>Added Receiving Notification of Documentation Updates section to the Device and Documentation S</li> </ul>	
Changes from Revision A (June 2014) to Revision B	Page
Corrected MAX A dimensions in <i>Mechanical Drawing</i> table to 1.050 mm (0.041 inch).	
Changes from Original (April 2014) to Revision A	Page
Updated the controller IC in the <i>Application Schematic</i> to the TPS40428.	6



# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		DESCRIPTION					
NAME	NUMBER	DESCRIPTION					
воот	9	Bootstrap capacitor connection. Connect a minimum of $0.1-\mu$ F, 16-V, X7R ceramic capacitor from BOOT to BOOT_R pins. The bootstrap capacitor provides the charge to turn on the control FET. The bootstrap diode is integrated.					
BOOT_R	8	Return path for HS gate driver, connected to $V_{SW}$ internally.					
ENABLE	3	Enables device operation. If ENABLE = logic high, turns on device. If ENABLE = logic low, the device is turned off and both MOSFET gates are actively pulled low. An internal 100-k $\Omega$ pulldown resistor will pull the ENABLE pin low if left floating.					
FCCM	10	This pin enables the diode emulation function. When this pin is held low, diode emulation mode is enabled for sync FET. When FCCM is high, the device is operated in Forced Continuous Conduction Mode. An internal $5-\mu A$ current source will pull the FCCM pin to 3.3 V if left floating.					
IOUT	1	Output of current sensing amplifier. V(IOUT) – V(REFIN) is proportional to the phase current.					
P <sub>GND</sub>	4	Power ground, connected directly to pin 13.					
P <sub>GND</sub>	13	Power ground.					
PWM	12	Pulse width modulated tri-state input from external controller. Logic low sets control FET gate low and sync FET gate high. Logic high sets control FET gate high and sync FET gate low. Open or Hi-Z sets both MOSFET gates low if greater than the tri-state shutdown hold-off time ( $t_{3HT}$ ).					
REFIN	2	External reference voltage input for current sensing amplifier.					
TAO/ FAULT	11	Temperature Analog Output. Reports a voltage proportional to the die temperature. An ORing diode is integrated in the IC. When used in multiphase application, a single wire can be used to connect the TAO pins of all the ICs. Only the highest temperature will be reported. TAO will be pulled up to 3.3 V if thermal shutdown occurs. TAO should be bypassed to P <sub>GND</sub> with a 1-nF, 16-V, X7R ceramic capacitor.					
V <sub>DD</sub>	5	Supply voltage to gate driver and internal circuitry.					
V <sub>IN</sub>	7	Input voltage pin. Connect input capacitors close to this pin.					
V <sub>SW</sub>	6	Phase node connecting the HS MOSFET source and LS MOSFET drain-pin connection to the output inductor.					

#### **CSD95378BQ5MC**

SLPS463C - APRIL 2014 - REVISED MARCH 2017



www.ti.com

### 6 Specifications

#### 6.1 Absolute Maximum Ratings

 $T_A = 25^{\circ}C$  (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>IN</sub> to	P <sub>GND</sub>	-0.3	25	V
V <sub>IN</sub> to	V <sub>SW</sub>	-0.3	25	V
V <sub>IN</sub> to	V <sub>SW</sub> (10 ns)	-7	27	V
V <sub>SW</sub> t	o P <sub>GND</sub>	-0.3	20	V
V <sub>SW</sub> t	o P <sub>GND</sub> (10 ns)	-7	23	V
V <sub>DD</sub> t	o P <sub>GND</sub>	-0.3	7	V
ENAE	BLE, PWM, FCCM, TAO, IOUT, REFIN to P <sub>GND</sub>	-0.3	V <sub>DD</sub> + 0.3 V	V
BOO	T to BOOT_R <sup>(2)</sup>	-0.3	V <sub>DD</sub> + 0.3 V	V
P <sub>D</sub> Powe	r dissipation		12	W
T <sub>J</sub> Opera	ating junction	-55	150	°C
T <sub>stg</sub> Stora	ge temperature	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Should not exceed 7 V. (2)

#### 6.2 ESD Ratings

			VALUE	UNIT
M		Human-body model (HBM)	±2000	N/
V(ESD)	Electrostatic discharge	Charged-device model (CDM)	±500	v

#### 6.3 Recommended Operating Conditions

 $T_A = 25^{\circ}C$  (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>DD</sub>	Gate drive voltage		4.5	5.5	V
V <sub>IN</sub>	Input supply voltage <sup>(1)</sup>			16	V
V <sub>OUT</sub>	Output voltage			5.5	V
I <sub>OUT</sub>	Continuous output current	$V_{IN} = 12 V, V_{DD} = 5 V, V_{OUT} = 1.2 V,$		60	А
I <sub>OUT-PK</sub>	Peak output current <sup>(3)</sup>	$ V_{\rm IN} = 12 \text{ V}, \text{ V}_{\rm DD} = 5 \text{ V}, \text{ V}_{\rm OUT} = 1.2 \text{ V},  f_{\rm SW} = 500 \text{ kHz}, \text{ L}_{\rm OUT} = 0.225 \mu\text{H}^{(2)} $		90	А
$f_{SW}$	Switching frequency	$C_{BST} = 0.1 \ \mu F (min)$		1250	kHz
	On-time duty cycle	$f_{SW} = 1 \text{ MHz}$		85%	
	Minimum PWM on time		40		ns
	Operating temperature		-40	125	°C

(1) Operating at high V<sub>IN</sub> can create excessive AC voltage overshoots on the switch node (V<sub>SW</sub>) during MOSFET switching transients. For reliable operation, the switch node ( $V_{SW}$ ) to ground voltage must remain at or below the *Absolute Maximum Ratings*. Measurement made with six 10- $\mu$ F (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V<sub>IN</sub> to P<sub>GND</sub> pins.

(2)(3) System conditions as defined in Note 1. Peak output current is applied for  $t_p = 50 \ \mu s$ .



#### 6.4 Thermal Information

#### $T_A = 25^{\circ}C$ (unless otherwise noted)

	THERMAL METRIC	MIN	ТҮР	MAX	UNIT
$R_{\theta JC}$	Junction-to-case (top of package) thermal resistance <sup>(1)</sup>			5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance <sup>(2)</sup>			1.5	°C/W

(1)  $R_{\theta,JC}$  is determined with the device mounted on a 1-in<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz (0.071-mm) thick Cu pad on a 1.5-in x 1.5-in, 0.06-in (1.52-mm) thick FR4 board.

(2)  $R_{\theta JB}$  value based on hottest board temperature within 1 mm of the package.

**CSD95378BQ5MC** 

SLPS463C - APRIL 2014 - REVISED MARCH 2017


CSD95378BQ5MC

SLPS463C - APRIL 2014 - REVISED MARCH 2017



www.ti.com

# 7 Application Schematic



Copyright © 2017, Texas Instruments Incorporated



## 8 Device and Documentation Support

#### 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 8.3 Trademarks

DualCool, NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.5 Glossary

#### SLYZ022 — TI Glossary.


This glossary lists and explains terms, acronyms, and definitions.


CSD95378BQ5MC SLPS463C – APRIL 2014–REVISED MARCH 2017

## 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

### 9.1 Mechanical Drawing






DIM	м	ILLIMETERS			INCHES	
DIM	MIN	NOM	MAX	MIN	NOM	MAX
А	0.950	1.000	1.050	0.037	0.039	0.041
a1	0.000	0.000	0.050	0.000	0.000	0.002
b	0.200	0.250	0.320	0.008	0.010	0.013
b1		2.750 TYP			0.108 TYP	
b2	0.200 0.250		0.320	0.008	0.010	0.013
b3		0.250 TYP			0.010 TYP	
c1	0.150	0.200	0.250	0.006	0.008	0.010
c2	0.200	0.250	0.300	0.008	0.010	0.012
D2	5.300	5.400	5.500	0.209	0.213	0.217
d	0.200	0.250	0.250 0.300		0.010	0.012
d1	0.350	0.400	0.450	0.014	0.016	0.018
d2	1.900	2.000	2.100	0.075	0.079	0.083
Е	5.900	6.000	6.100	0.232	0.236	0.240
E1	4.900	5.000	5.100	0.193	0.197	0.201
E2	3.200	3.300	3.400	0.126	0.130	0.134
е		0.500 TYP			0.020 TYP	
К		0.350 TYP			0.014 TYP	
L	0.400	0.500	0.600	0.016	0.020	0.024
L1	0.210	0.310	0.410	0.008	0.012	0.016
θ	0.000		_	0.000	_	_

Copyright © 2014–2017, Texas Instruments Incorporated




#### CSD95378BQ5MC SLPS463C – APRIL 2014 – REVISED MARCH 2017

# 9.2 Recommended PCB Land Pattern



1. Dimensions are in mm (in).

### 9.3 Recommended Stencil Opening



- 1. Dimensions are in mm (in).
- 2. Stencil thickness is 100  $\mu$ m.



17-Mar-2017

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CSD95378BQ5MC	ACTIVE	VSON-CLIP	DMC	12	2500	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-55 to 150	95378BMC	Samples
CSD95378BQ5MCT	ACTIVE	VSON-CLIP	DMC	12	250	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-55 to 150	95378BMC	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

17-Mar-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	•	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD95378BQ5MC	VSON- CLIP	DMC	12	2500	330.0	15.4	5.3	6.3	1.2	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

10-Mar-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD95378BQ5MC	VSON-CLIP	DMC	12	2500	336.6	336.6	41.3