

Sample &

Buv







SLVSBA8E - MARCH 2012 - REVISED NOVEMBER 2016

# DRV110 120- and 230-V AC, 6- to 48-V DC Current Controller for Solenoids, Relays, and Valves

Technical

Documents

## 1 Features

- Internal Zener Diode on Supply Pin for High-Voltage Operation
  - 120- and 230-V AC Supply Through Rectifier and  $R_{\rm S}$  Resistor
  - 24-V, 48-V, and Higher DC Supply Through R<sub>S</sub> Resistor
- Drives an External MOSFET With PWM to Control Solenoid Current
  - External Sense Resistor for Regulating Solenoid Current
- Fast Ramp-Up of Solenoid Current to Ensure Activation
- Solenoid Current is Reduced in Hold Mode for Lower Power and Thermal Dissipation
- Ramp Peak Current, Keep Time at Peak Current, Hold Current, and PWM Clock Frequency Can Be Set Externally. They Can Also Be Operated at Nominal Values Without External Components.
- Protection
  - Thermal Shutdown
  - Undervoltage Lockout (UVLO)
  - Maximum Ramp Time
  - Optional STATUS Output
- Operating Temperature Range: -40°C to +105°C
- 8-Pin and 14-Pin TSSOP Package Options

## 2 Applications

- Electromechanical Drivers: Solenoids, Valves, Relays, Contactors, Switchgear, Pneumatics
- White Goods, Solar, Transportation, Smart Grid, Power Distribution

#### 

## DRV110 Supplied by Power Line Voltage

Copyright © 2016, Texas Instruments Incorporated



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## 3 Description

Tools &

Software

The DRV110 device is a PWM current controller for solenoids. The device is designed to regulate the current with a well-controlled waveform to reduce power dissipation. The solenoid current is ramped up fast to ensure opening of the valve or relay. After initial ramping, the solenoid current is kept at a peak value to ensure correct operation, after which the current is reduced to a lower hold level to avoid thermal problems and reduce power dissipation.

Support &

Community

The peak current duration is set with an external capacitor. The peak and hold levels of the current ramp, as well as the PWM frequency, can independently be set with external resistors. External setting resistors can also be omitted if the default values for the corresponding parameters are suitable for the application.

The DRV110 device has an internal Zener diode that limits the supply at VIN to 15 V for applications that require a higher supply voltage. Using the internal Zener, the DRV110 can be powered from 120-V and 230-V AC supplies through a rectifier and currentlimiting resistor. High DC voltages such as 48-V can also be accommodated this way.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV110	TSSOP (14)	5.00 mm × 4.40 mm
DRVIIU	TSSOP (8)	3.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

10

Page

Page

Page

XAS

STRUMENTS

www.ti.com

# **Table of Contents**

1	Feat	tures 1			
2	Applications 1				
3	Description 1				
4	Rev	ision History 2			
5	Pin	Configuration and Functions 3			
6	Spe	cifications 4			
	6.1	Absolute Maximum Ratings 4			
	6.2	ESD Ratings 4			
	6.3	Recommended Operating Conditions 4			
	6.4	Thermal Information 4			
	6.5	Electrical Characteristics 5			
	6.6	Typical Characteristics 6			
7	Deta	ailed Description7			
	7.1	Overview7			
	7.2	Functional Block Diagram 7			
	7.3	Feature Description7			

	7.4	Device Functional Modes	10
8	App	lication and Implementation	11
	8.1	Application Information	11
	8.2	Typical Application	11
9	Pow	er Supply Recommendations	15
10	Lay	out	15
	10.1	Layout Guidelines	15
	10.2	Layout Example	15
11	Dev	ice and Documentation Support	16
	11.1	Documentation Support	16
	11.2	Receiving Notification of Documentation Updates	16
	11.3	Community Resources	16
	11.4	Trademarks	16
	11.5	Electrostatic Discharge Caution	16
	11.6	Glossary	16
12		hanical, Packaging, and Orderable	
	Info	rmation	16

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision D (June 2016) to Revision E P	age
•	Changed the title of the document to include V AC and V DC values	1
•	Revised Features and Applications lists	1
•	Changed first page graphic to schematic	1
•	Revised table notes for Recommended Operating Conditions table	4

#### Changes from Revision C (April 2016) to Revision D

•	Changed the title of the document	1
•	Changed 160 k\Omega in the $f_{\text{PWM}}$ equation to 66.67 k\Omega	9
•	Added the Receiving Notification of Documentation Updates section 1	16

#### Changes from Revision B (July 2015) to Revision C


•	Changed one test condition ( $R_{OSC}$ = 50 k $\Omega$ to 160 k $\Omega$ ) and the maximum value for the Externally set PWM clock
	frequency (60 to 25) in the Electrical Characteristics table
•	Changed the PWM Clock Frequency Setting graph9

### Changes from Revision A (January 2013) to Revision B

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
	Mechanical, Packaging, and Orderable Information section1



## 5 Pin Configuration and Functions



### **Pin Functions**

PIN						
NAME		NO.	I/O DES	DESCRIPTION		
NAWE	8 PINS	14 PINS				
EN	8	13	I	Enable		
GND	5	8	_	Ground		
HOLD	—	4	I	Hold current set <sup>(1)</sup>		
KEEP	1	2	I	Keep time set		
NC	—	1	—	No connect		
NC	—	6	—	No connect		
NC	—	10	—	No connect		
NC	—	14	—	No connect		
OSC	3	5	I	PWM frequency set		
OUT	7	11	0	Solenoid switch gate drive		
PEAK	2	3	I	Peak current set		
SENSE	6	9	I	Solenoid current sense		
STATUS	—	12	0	Open drain fault indicator		
VIN	4	7	I	6-V to 18-V supply		

(1) In the 8-pin package, the HOLD pin is not bonded out. For this package, the HOLD mode is configured to default (internal) settings.

## 6 Specifications

## 6.1 Absolute Maximum Ratings

See  $^{\left(1\right)}$  and  $^{\left(2\right)}$ 

		MIN	MAX	UNIT
VIN	Input voltage	-0.3	20	V
	Voltage on EN, STATUS, PEAK, HOLD, OSC, SENSE, KEEP	-0.3	7	V
	Voltage on OUT	-0.3	20	V
TJ	Operating virtual junction temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 $^{(2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
lq	Supply current	1	1.5	3	mA
VIN	Device will start sinking current when $V_{IN}$ > 15 V to limit $V_{IN}$ <sup>(1)</sup>	6	15		V
CIN	Input capacitor between VIN and GND <sup>(2)</sup>	1	4.7		μF
L	Solenoid inductance		1		Н
T <sub>A</sub>	Operating ambient temperature	-40		105	°C

(1) The device regulates the supply with an internal Zener diode. The device sinks up to 3 mA with the added supply current. See Equation 5 to find appropriate value for the  $R_S$  resistor

(2) 4.7-µF input capacitor and full wave rectified 230-Vrms AC supply results in approximately 500-mV supply ripple.

## 6.4 Thermal Information

			DRV110		
	THERMAL METRIC <sup>(1)</sup>	PW (T	PW (TSSOP)		
		8 PINS	14 PINS		
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	183.8	122.6	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	69.2	51.2	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	112.6	64.3	°C/W	
ΨJT	Junction-to-top characterization parameter	10.4	6.5	°C/W	
ΨЈВ	Junction-to-board characterization parameter	110.9	63.7	°C/W	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

## 6.5 Electrical Characteristics

 $V_{IN}$  = 14 V,  $T_A$  = -40°C to 105°C, over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY							
	Standby current	$EN = 0$ , $V_{IN} = 14$ V, bypass deactivated		200	250		
l <sub>Q</sub>	Quiescent current	$EN = 1$ , $V_{IN} = 14$ V, bypass deactivated		360	570	μA	
		$EN = 0$ , $I_{VIN} = 2$ mA, bypass activated	10.5	15	19		
	Internally regulated supply	$EN = 1$ , $I_{VIN} = 2$ mA, bypass activated	14.5	15	15.5	V	
GATE DRIV	ER						
V <sub>DRV</sub>	Gate drive voltage	Supply voltage in regulation ( $I_{VIN} > 1 \text{ mA}$ )		V <sub>IN</sub>		V	
I <sub>DRV_SINK</sub>	Gate drive sink current	V <sub>OUT</sub> = 15 V; V <sub>IN</sub> = 15 V	8	15		mA	
IDRV_SOURCE	Gate drive source current	V <sub>OUT</sub> = GND; V <sub>IN</sub> = 15 V		-15	-10	mA	
f <sub>PWM</sub>	PWM clock frequency	OSC = GND	15	20	27	kHz	
D <sub>MAX</sub>	Maximum PWM duty cycle			100%			
D <sub>MIN</sub>	Minimum PWM duty cycle			7.5%			
t <sub>D</sub>	Start-up delay	Delay between EN going high until gate driver starts switching, $f_{PWM} = 20 \text{ kHz}$			50	μs	
CURRENT C	CONTROLLER, INTERNAL SETTINGS						
I <sub>PEAK</sub>	Peak current	$R_{SENSE} = 1 \Omega$ , PEAK = GND	270	300	330	mA	
I <sub>HOLD</sub>	Hold current	$R_{SENSE} = 1 \Omega$ , HOLD = GND	40	50	65	mA	
CURRENT C	CONTROLLER, EXTERNAL SETTINGS						
t <sub>KEEP</sub>	Externally set keep time at peak current	C <sub>KEEP</sub> = 1 µF		100		ms	
		R <sub>PEAK</sub> = 50 kΩ	900				
V <sub>PEAK</sub>	Externally set V <sub>PEAK</sub>	R <sub>PEAK</sub> = 200 kΩ		300		mV	
		$R_{HOLD} = 50 \ k\Omega$		150			
V <sub>HOLD</sub>	Externally set V <sub>HOLD</sub>	R <sub>HOLD</sub> = 200 kΩ		50		mV	
1		R <sub>OSC</sub> = 160 kΩ		25		1.1.1-	
f <sub>PWM</sub>	Externally set PWM clock frequency	R <sub>OSC</sub> = 200 kΩ		20		kHz	
LOGIC INPU	IT LEVELS (EN)						
V <sub>IL</sub>	Input low level				1.3	V	
VIH	Input high level		1.65			V	
R <sub>EN</sub>	Input pullup resistance		350	500		kΩ	
LOGIC OUT	PUT LEVELS (STATUS)						
V <sub>OL</sub>	Output low level	Pulldown activated, I <sub>STATUS</sub> = 2 mA			0.3	V	
IIL	Output leakage current	Pulldown deactivated, V(STATUS) = 5 V			2	μA	
UNDERVOL	TAGE LOCKOUT						
V <sub>UVLO</sub>	Undervoltage lockout threshold			4.6		V	
THERMAL S	HUTDOWN						
T <sub>TSU</sub>	Junction temperature start-up threshold			140		°C	
T <sub>TSD</sub>	Junction temperature shutdown threshold			160		°C	
	•	*					



## 6.6 Typical Characteristics




Figure 1. Solenoid Current, EN, and PWM vs Time




## 7 Detailed Description

## 7.1 Overview

The DRV110 device provides a PWM current controller for use with solenoids. The device provides a quick ramp to a high peak current value in order to ensure opening of the valve or relay. The peak current is held for a programmable time and then released to a lower value to maintain the open state of the valve or relay while reducing the total current consumption. Peak current duration, peak current amount, hold current amount (in the 14-pin package), and PWM frequency can all be controlled by external components or used at default levels by omitting these components (except peak current duration). Enable and disable of the switch is controlled by the EN pin. The DRV110 also features a wide VIN range with an internal bypass regulator to maintain VIN at an acceptable level. Finally, the 14-pin package features an open-drain pull-down path on the STATUS pin which is enabled as long as undervoltage lockout or thermal shutdown has not triggered.

## 7.2 Functional Block Diagram



(1) Available only in the 14-pin package.

#### Copyright © 2016, Texas Instruments Incorporated

## 7.3 Feature Description

The DRV110 controls the current through the solenoid as shown in Figure 2. Activation starts when EN pin voltage is pulled high either by an external driver or internal pullup. In the beginning of activation, DRV110 allows the load current to ramp up to the peak value  $I_{PEAK}$  and it regulates it at the peak value for the time,  $t_{KEEP}$ , before reducing it to  $I_{HOLD}$ . The load current is regulated at the hold value as long as the EN pin is kept high. The initial current ramp-up time depends on the inductance and resistance of the solenoid. Once EN pin is driven to GND, DRV110 allows the solenoid current to decay to zero.

Copyright © 2012–2016, Texas Instruments Incorporated

INSTRUMENTS

www.ti.com

## Feature Description (continued)




Figure 2. Typical Current Waveform Through the Solenoid

 $t_{KEEP}$  is set externally by connecting a capacitor to the KEEP pin. A constant current is sourced from the KEEP pin that is driven into an external capacitor resulting in a linear voltage ramp. When the KEEP pin voltage reaches 100 mV, the current regulation reference voltage,  $V_{REF}$ , is switched from  $V_{PEAK}$  to  $V_{HOLD}$ . Dependency of  $t_{KEEP}$  from the external capacitor size can be calculated by:

$$t_{\text{KEEP}}\left[s\right] = C_{\text{KEEP}}\left[F\right] \cdot 10^{5} \left\lfloor \frac{s}{F} \right\rfloor$$
(1)

The current control loop regulates, cycle-by-cycle, the solenoid current by sensing voltage at the SENSE pin and controlling the external switching device gate through the OUT pin. During the ON-cycle, the OUT pin voltage is driven and kept high (equal to VIN voltage) allowing current to flow through the external switch as long as the voltage at the SENSE pin is less than  $V_{REF}$ . As soon as the voltage at the SENSE pin is above  $V_{REF}$ , the OUT pin voltage is immediately driven and kept low until the next ON-cycle is triggered by the internal PWM clock signal. In the beginning of each ON-cycle, the OUT pin voltage is driven and kept high for at least the time determined by the minimum PWM signal duty cycle,  $D_{MIN}$ .

 $V_{PEAK}$  and  $V_{HOLD}$  depend on fixed resistance values  $R_{PEAK}$  and  $R_{HOLD}$  approximately as shown in Figure 3. If the PEAK pin is connected to ground, the peak current reference voltage,  $V_{PEAK}$ , is at its default value (internal setting). The  $V_{PEAK}$  value can alternatively be set by connecting an external resistor to ground from the PEAK pin. For example, if a 50-k $\Omega$  (=  $R_{PEAK}$ ) resistor is connected between PEAK and GND, and  $R_{SENSE} = 1 \Omega$ , then the externally set  $I_{PEAK}$  level will be 900 mA. If  $R_{PEAK} = 200 \text{ k}\Omega$  and  $R_{SENSE} = 1 \Omega$ , then the externally set  $I_{PEAK}$  level will be 900 mA. If  $R_{PEAK} = 200 \text{ k}\Omega$  and  $R_{SENSE} = 1 \Omega$ , then the externally set  $I_{PEAK}$  level will be 300 mA. In case  $R_{SENSE} = 2 \Omega$  instead of 1  $\Omega$ , then  $I_{PEAK} = 450 \text{ mA}$  (when  $R_{PEAK} = 50 \text{ k}\Omega$ ) and  $I_{PEAK} = 150 \text{ mA}$  (when  $R_{PEAK} = 200 \text{ k}\Omega$ ). In the 8-pin package, the HOLD reference uses the internal  $V_{REF}$  setting of 50 mV. In the 14-pin package, external setting of the HOLD current,  $I_{HOLD}$ , works in the way as the external setting for  $I_{PEAK}$  but the current levels are 1/6 of the  $I_{PEAK}$  levels. External settings for  $I_{PEAK}$  and  $I_{HOLD}$  are independent of each other. If  $R_{PEAK}$  or  $R_{HOLD}$  is decreased below 33.33 k $\Omega$  (typical value), then the reference is clamped to the internal setting of 300 mV for PEAK and 50 mV for HOLD. Approximate  $I_{PEAK}$  and  $I_{HOLD}$  values can be calculated by using Equation 2 and Equation 3.

$$I_{PEAK} = \frac{V_{REF}}{R_{SENSE}} = \frac{1\Omega \times 900 \text{ mA} \times 66.67 \text{ k}\Omega}{R_{PEAK}} \times \frac{1}{R_{SENSE}}; 66.67 \text{ k}\Omega < R_{PEAK} < 2 \text{ M}\Omega$$

$$I_{HOLD} = \frac{V_{REF}}{R_{SENSE}} = \frac{1\Omega \times 150 \text{ mA} \times 66.67 \text{ k}\Omega}{R_{HOLD}} \times \frac{1}{R_{SENSE}}; 66.67 \text{ k}\Omega < R_{HOLD} < 2 \text{ M}\Omega$$
(2)
(3)



### Feature Description (continued)




Figure 3. PEAK and HOLD Mode V<sub>REF</sub> Settings

Frequency of the internal PWM clock signal,  $PWM_{CLK}$ , that triggers each OUT pin ON-cycle can be adjusted by external resistor,  $R_{OSC}$ , connected between OSC and GND. Frequency as a function of resistor value is shown in Figure 4. Default frequency is used when OSC is connected to GND directly. Use Equation 4 to calculate the PWM frequency as a function of the external fixed adjustment resistor value (greater than 160 k $\Omega$ ).




Figure 4. PWM Clock Frequency Setting

Voltage at the OUT pin, that is the gate voltage of an external switching device, is equal to VIN voltage during ON-cycle. The voltage is driven to ground during OFF-cycle. VIN voltages below 15 V can be supplied directly from an external voltage source. Supply voltages of at least 6 V are supported.

The DRV110 is able to regulate VIN voltage to 15 V from a higher external supply voltage, V<sub>S</sub>, by an internal bypass regulator that replicates the function of an ideal Zener diode. This requires that the supply current is sufficiently limited by an external resistor between V<sub>S</sub> and the VIN pin. An external capacitor connected to the VIN pin is used to store enough energy to charge the external switch gate capacitance at the OUT pin. Current limiting resistor size to keep quiescent current less than 1 mA can be calculated by Equation 5.

$$R_{S} = \frac{V_{S,maxDC} - 15V}{1mA + I_{Gate,AVE}}$$

(5)

Open-drain pulldown path at the STATUS pin is deactivated if either undervoltage lockout or thermal shutdown blocks have triggered.

SLVSBA8E-MARCH 2012-REVISED NOVEMBER 2016



www.ti.com

### 7.4 Device Functional Modes

The DRV110 transitions through three different states. The first is the OFF state, where the EN pin is low and the PWM output is off. The second is the PEAK state, which begins when the EN pin is set high, and ends once  $t_{KEEP}$  has been reached. During this state, the PWM operates in order to reach the  $I_{PEAK}$  set by the  $R_{PEAK}$ . Finally, once  $t_{KEEP}$  has been reached, the PWM continues to operate, but at the  $I_{HOLD}$  level. This continues until the EN pin is set low again and the PWM turns off.



## 8 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The DRV110 device is designed to operate a solenoid valve or relay. For detailed information on using the DRV110 with 230 V AC solenoids, see *Current Controlled Driver for 230V AC Solenoids Reference Design*. A typical DC input design will be outlined in *Typical Application*. Approximate resistor and capacitor values for the peak current, hold current, sense, and keep time will be derived for a sample application.


### 8.2 Typical Application



(1) Available only in the 14-pin package.


#### Figure 5. Default Configuration

## **Typical Application (continued)**



Copyright © 2016, Texas Instruments Incorporated

Figure 6. DRV110 Powered by a Rectified AC Power Source



Copyright © 2016, Texas Instruments Incorporated

## Figure 7. DRV110 Powered by a DC Power Source Greater than 15 V



#### Typical Application (continued)

#### 8.2.1 Design Requirements

The key elements to identify here are the system input voltage, peak current, hold current, and peak keep time values required for the solenoid or relay being used. With these values, approximate  $R_S$ ,  $R_{PEAK}$ ,  $R_{HOLD}$  (for 14-pin package),  $C_{KEEP}$ , and  $R_{SENSE}$  values can be determined and the proper FET and diode can be identified.  $R_{OSC}$  can be varied in order to tune the circuit to the chosen solenoid or relay.

#### 8.2.2 Detailed Design Procedure

First, the input voltage to the DRV110 must be considered. If this is from 6 V to 15 V, then no current-limit resistor is required and only the input capacitor is necessary. If  $V_{IN}$  exceeds 15 V, then R<sub>S</sub> must be calculated based on Equation 5 and included to prevent excess power loss and potential damage.

Next, with the known peak current, hold current, and peak keep time values, the  $R_{PEAK}$ ,  $R_{HOLD}$  (for 14-pin package),  $C_{KEEP}$ , and  $R_{SENSE}$  values can be determined. Calculation will proceed based on example values shown in Table 1.

VARIABLE	VALUE
Peak current	150 mA
Hold current	50 mA
Keep time	100 ms

#### **Table 1. Sample Application Values**

For I<sub>PEAK</sub>, the V<sub>REF</sub> range is 300 mV to 900 mV, so the I<sub>PEAK</sub> range is defined by 300 mV / R<sub>SENSE</sub> to 900 mV / R<sub>SENSE</sub>. For I<sub>HOLD</sub> with the 8-pin package, I<sub>HOLD</sub> is set by 50 mV / R<sub>SENSE</sub>. For I<sub>HOLD</sub> with the 14-pin package, the V<sub>REF</sub> range is 50 mV to 150 mV, so the I<sub>HOLD</sub> range is defined by 50 mV / R<sub>SENSE</sub> to 150 mV / R<sub>SENSE</sub>. Based on these ranges, a suitable R<sub>SENSE</sub> must be chosen. For the sample values, R<sub>SENSE</sub> of 1  $\Omega$  works for both the 8-pin and 14-pin package. With R<sub>SENSE</sub> chosen, R<sub>PEAK</sub> and R<sub>HOLD</sub> (if applicable) can be determined using Equation 2 and Equation 3. For the sample values, R<sub>PEAK</sub> is set to 400 k $\Omega$  and R<sub>HOLD</sub> can be shorted to GND. TI recommends that a 0- $\Omega$  resistor is used for prototyping in case changes to this value are desired.


Next,  $C_{KEEP}$  can be set based on Equation 1, 1  $\mu$ F for the sample values.  $R_{OSC}$  can initially be shorted to GND, but again a 0- $\Omega$  resistor is recommended for prototyping. Additionally, a filter on the SENSE line may be added if it will be in a high noise environment and is recommended for prototyping. Typical values for this are 1 k $\Omega$  and 100 pF.

Finally, a FET and current recirculation diode must be chosen based on the current values defined in Table 1. The current recirculation diode should be a fast recovery diode.


 $R_{ind} = 50 \Omega$ 

www.ti.com

## 8.2.3 Application Curves







Measured on the EVM



## 9 Power Supply Recommendations

The input supply range must be at least 6 V, and needs a current-limiting resistor above 15 V. An input capacitor of 4.7  $\mu$ F (typical) is required as well. I<sub>Q</sub> max is 3 mA, but additional current will be required to operate the solenoid or relay.

## 10 Layout

### 10.1 Layout Guidelines

Routing for the SENSE pin should be careful to avoid noise sources. Routing for the output node and sense node should be minimized. The trace for the solenoid or relay current should be wide in order to prevent any unexpected voltage drop.

## **10.2 Layout Example**




Figure 9. Layout Schematic

TEXAS INSTRUMENTS

www.ti.com

## **11** Device and Documentation Support

## **11.1 Documentation Support**

### 11.1.1 Related Documentation

For related documentation, see the following:

- Current Controlled Driver for 230V AC Solenoids Reference Design
- DRV110 and DRV120 Evaluation Modules (EVM)

## **11.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## **11.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



30-Sep-2016

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV110APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to +105	110A	Samples
DRV110PWR	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to +105	110	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

30-Sep-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	Il dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	DRV110APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
	DRV110PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

30-Sep-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV110APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
DRV110PWR	TSSOP	PW	8	2000	367.0	367.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **PW0008A**



# **PACKAGE OUTLINE**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



# PW0008A

# **EXAMPLE BOARD LAYOUT**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# PW0008A

# **EXAMPLE STENCIL DESIGN**

# TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



<sup>8.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated