



Sample &

Buy







DS125BR800

SNLS426E - AUGUST 2012 - REVISED JANUARY 2015

DS125BR800 Low-Power 12.5-Gbps 8-Channel Repeater With Input Equalization and Output De-Emphasis

1 Features

- Comprehensive Family, Proven System Inter-Operability
 - DS125BR111: One-Lane Repeater
 - DS125BR401: Four-Lane Repeater
 - DS125BR800: Eight-Channel Repeater
 - DS125MB203: Two-Port 2:1/1:2 Mux/Switch
 - DS125DF410: Four-Channel Retimer With CDR
- Low 65-mW/Channel (Typ) Power Consumption, With Option to Power Down Unused Channels
- "Non-Limiting" Output for PCIe and 10G-KR Link Training Support
- Advanced Signal Conditioning Features
 - Receive Equalization up to 30 dB at 6.25 GHz
 - Transmit De-emphasis up to –12 dB
 - Transmit Output Voltage Control: 700 mV to 1300 mV
- Programmable Via Pin Selection, EEPROM, or SMBus Interface
- Single Supply Voltage: 2.5 V or 3.3 V (Selectable)
- -40°C to 85°C Operating Temperature Range
- 3-kV HBM ESD Rating
- Flow-Thru Pinout: 54-Pin WQFN (10-mm × 5.5mm, 0.5-mm Pitch)
- Supported Protocols
 - sRIO, Infiniband, Interlaken, CPRI, OBSAI
 - Other Proprietary Interface up to 12.5 Gbps

2 Applications

- SAS/SATA (up to 6 Gbps), Fibre Channel (up to 10GFC)
- PCIe Gen-3/2/1, 10G-KR, 10GbE, XAUI, RXAUI

3 Description


The DS125BR800 is an extremely low-power highperformance multiprotocol repeater/redriver designed to support eight channels of PCIe Gen-3/2/1, 10G-KR, and other high-speed interface serial protocols up to 12.5 Gbps. The continuous time linear equalizer (CTLE) of the receiver provides a boost of up to +30 dB at 6.25 GHz (12.5 Gbps) in each of its eight channels and can open an input eye that is completely closed due to inter symbol interference (ISI) induced by interconnect medium such as 30in+ backplane traces or 8m+ copper cables, hence enabling host controllers to ensure an error-free endto-end link. The transmitter provides a de-emphasis boost of up to -12 dB and output voltage amplitude control from 700 mV to 1300 mV to allow maximum flexibility in the physical placement within the interconnect channel.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DS125BR800	WQFN (54)	10.00 mm × 5.50 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application



1	Fea	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Des	cription (Continued) 3
6	Pin	Configuration and Functions 3
7	Spe	cifications6
	7.1	Absolute Maximum Ratings 6
	7.2	ESD Ratings6
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information 6
	7.5	Electrical Characteristics7
	7.6	Electrical Characteristics: Serial Management Bus Interface
	7.7	Timing Requirements 9
	7.8	Typical Characteristics 11
8	Deta	ailed Description 12
	8.1	Overview 12
	8.2	Functional Block Diagram 12

	8.5	Programming	15
	8.6	Register Maps	25
9	Арр	lication and Implementation	44
	9.1	Application Information	44
	9.2	Typical Application	44
10	Pow	ver Supply Recommendations	48
	10.1	3.3-V or 2.5-V Supply Mode Operation	48
	10.2	Power Supply Bypassing	49
11	Lay	out	49
	11.1	Layout Guidelines	49
	11.2	Layout Example	50
12	Dev	ice and Documentation Support	51
	12.1	Documentation Support	51
	12.2	Trademarks	51
	12.3	Electrostatic Discharge Caution	51
	12.4	Glossary	51
13	Mec	hanical, Packaging, and Orderable	
	Info	rmation	51

8.4 Device Functional Modes...... 15

4 Revision History

Changes from Revision D (March 2013) to Revision E

•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
	Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
	and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

www.ti.com

Page




5 Description (Continued)

When operating in 10G-KR and PCIe Gen-3 mode, the DS125BR800 transparently allows the host controller and the end point to optimize the full link and negotiate transmit equalizer coefficients. This seamless management of the link training protocol ensures system-level interoperability with minimum latency. With a low power consumption of 65 mW per channel (typ) and option to turn-off unused channels, the DS125BR800 enables energy efficient system design. A single supply of 3.3 V or 2.5 V is required to power the device.

The programmable settings can be applied easily via pins, software (SMBus or I2C) or loaded through an external EEPROM. When operating in the EEPROM mode, the configuration information is automatically loaded on power up, which eliminates the need for an external microprocessor or software driver.

6 Pin Configuration and Functions



DS125BR800

SNLS426E - AUGUST 2012 - REVISED JANUARY 2015

www.ti.com

ISTRUMENTS

EXAS

Pin Functions⁽¹⁾

PIN	Pin Functions ⁽¹⁾				
NAME	NO.	ТҮРЕ	DESCRIPTION		
DIFFERENTIAL HIGH SPE					
INB_0+, INB_0-, INB_1+, INB_1-, INB_2+, INB_2- ,INB_3+, INB_3-,	1, 2, 3, 4, 5, 6, 7, 8,	1	Inverting and non-inverting CML differential inputs to the equalizer. On- chip 50 Ω termination resistor connects INB_n+ to VDD and INB_n- to VDD when enabled. AC coupling required on high-speed I/O		
INA_0+, INA_0-, INA_1+, INA_1-, INA_2+, INA_2- ,INA_3+, INA_3-	10, 11, 12, 13, 15, 16, 17, 18	I	Inverting and non-inverting CML differential inputs to the equalizer. On- chip 50 Ω termination resistor connects INA_n+ to VDD and INA_n- to VDD when enabled. AC coupling required on high-speed I/O		
OUTB_0+, OUTB_0-, OUTB_1+, OUTB_1-, OUTB_2+, OUTB_2-, OUTB_3+, OUTB_3-,	45, 44, 43, 42, 40, 39, 38, 37	0	Inverting and non-inverting 50 Ω driver outputs with de-emphasis. Compatible with AC coupled CML inputs. AC coupling required on high-speed I/O		
OUTA_0+, OUTA_0-, OUTA_1+, OUTA_1-, OUTA_2+, OUTA_2-, OUTA_3+, OUTA_3-	35, 34, 33, 32, 31, 30, 29, 28	0	Inverting and non-inverting 50 Ω driver outputs with de-emphasis. Compatible with AC coupled CML inputs. AC coupling required on high-speed I/O		
CONTROL PINS - SHAR	ED (LVCMOS)	L.			
ENSMB	48	I, 4-LEVEL, LVCMOS	System Management Bus (SMBus) Enable pin Tie 1 k Ω to VDD = Register Access SMBus Slave Mode FLOAT = Read External EEPROM (Master SMBUS Mode) Tie 1 k Ω to GND = Pin Mode		
ENSMB = 1 (SMBUS MOD	DE)				
SCL	50	I, 2-LEVEL, LVCMOS, O, OPEN Drain	Clock output when loading EEPROM configuration, reverting to SMBus clock input when EEPROM load is complete (ALL_DONE = 0). External 2 k Ω to 5 k Ω pull-up resistor to VDD (2.5-V Mode) or VIN (3.3-V Mode) recommended as per SMBus interface standards.		
SDA	49	I, 2-LEVEL, LVCMOS, O, OPEN Drain	In both SMBus Modes, this pin is the SMBus data I/O. Data input or open drain output. External 2 k Ω to 5 k Ω pull-up resistor to VDD (2.5-V Mode) or VIN (3.3-V Mode) recommended as per SMBus interface standards.		
AD0-AD3	54, 53, 47, 46	I, 4-LEVEL, LVCMOS	ENSMB Master or Slave mode SMBus Slave Address Inputs. In SMBus mode, these pins are the user set SMBus slave address inputs. There are 16 addresses supported by these pins. Pins must be tied LOW or HIGH when used to define the device SMBus address.		
READ_EN	26	I, 2-LEVEL, LVCMOS	When using an External EEPROM, a transition from high to low starts the load from the external EEPROM		
ENSMB = 0 (PIN MODE)					
EQA0, EQA1, EQB0, EQB1	20, 19, 46, 47	I, 4-LEVEL, LVCMOS	EQA[1:0] and EQB[1:0] control the level of equalization on the input pins. The pins are active only when ENSMB is de-asserted (low). The 8 channels are organized into two banks. Bank A is controlled with the EQA[1:0] pins and bank B is controlled with the EQB[1:0] pins. When ENSMB goes high the SMBus registers provide independent control of each channel. The EQB[1:0] pins are converted to SMBUS AD2/AD3 inputs. See Table 2.		
DEMA0, DEMA1, DEMB0, DEMB1	49, 50, 53, 54	I, 4-LEVEL, LVCMOS	DEMA[1:0] and DEMB[1:0] control the level of de-emphasis of the output driver. The pins are only active when ENSMB is de-asserted (low). The 8 channels are organized into two banks. Bank A is controlled with the DEMA[1:0] pins and bank B is controlled with the DEMB[1:0] pins. When ENSMB goes high the SMBus registers provide independent control of each channel. The DEMA[1:0] pins are converted to SMBUS SCL/SDA and DEMB[1:0] pins are converted to AD0, AD1 inputs. See Table 3.		

(1) LVCMOS inputs without the FLOAT conditions must be driven to a logic low or high at all times or operation is not guaranteed. Input edge rate for LVCMOS/FLOAT inputs must be faster than 50 ns from 10–90%. For 3.3-V Mode operation, VIN pin = 3.3 V and the VDD for the 4-level input is 3.3 V. For 2.5-V Mode operation, VDD pin = 2.5 V and the VDD for the 4-level input is 2.5 V.

4 Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



Pin Functions⁽¹⁾ (continued)

PIN		ТҮРЕ	DECODIDION
NAME	NO.	ITPE	DESCRIPTION
MODE	21	I, 4-LEVEL, LVCMOS	MODE control pin selects operating modes. Tie 1 k Ω to GND = PCle Gen-1 or PCle Gen-2 and SAS/SATA (up to 6 Gbps) FLOAT = AUTO Rate Select (for PCle) Tie 20 k Ω to GND = PCle Gen-3 without De-emphasis Tie 1 k Ω to VDD = PCle Gen-3 with De-emphasis See Table 6
SD_TH	26	I, 4-LEVEL, LVCMOS	Controls the internal Signal Detect Threshold. For datarates above 8 Gbps the Signal Detect function should be disabled to avoid potential for intermittent data loss. See Table 5 for additional information.
CONTROL PINS - BOTH	PIN AND SMBus N	ODES (LVCMOS)
RXDET	22	I, 4-LEVEL, LVCMOS	The RXDET pin controls the receiver detect function. Depending on the input level, a 50 Ω or >50 k Ω termination to the power rail is enabled. See Table 4.
RESERVED	23	I, FLOAT	Float (leave pin open) = Normal Operation
VDD_SEL	25	I, LVCMOS	Controls the internal regulator FLOAT = 2.5-V mode Tie GND = 3.3-V mode
PWDN	52	I, LVCMOS	Tie High = Low power - power down Tie GND = Normal Operation See Table 4.
OUTPUTS			
ALL_DONE	27	O, LVCMOS	Valid Register Load Status Output HIGH = External EEPROM load failed LOW = External EEPROM load passed
POWER			
VIN	24	Power	In 3.3-V mode, feed 3.3 V to VIN In 2.5-V mode, leave floating
VDD	9, 14, 36, 41, 51	Power	Power supply pins CML/analog 2.5-V Mode, connect to 2.5-V supply 3.3-V mode, connect 0.1-µF cap to each VDD pin See <i>Power Supply Recommendations</i> for proper power supply decoupling.
GND	DAP	Power	Ground pad (DAP - die attach pad)

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
Supply Voltage (VDD - 2.5-V mode)	-0.5	2.75	V
Supply Voltage (VIN - 3.3-V mode)	-0.5	4.0	V
LVCMOS Input/Output Voltage	-0.5	4.0	V
CML Input Voltage	-0.5	VDD + 0.5	V
CML Input Current	-30	30	mA
Junction Temperature		125	°C
Lead Temperature Range Soldering (4 sec.)		260	°C
For soldering specifications: see product folder at SNOA549			
Storage Temperature	-40	125	°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. Absolute Maximum Numbers are specified for a junction temperature range of -40°C to +125°C. Models are validated to Maximum Operating Voltages only.

(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and specifications.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±3000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1000	V
	alconargo	Machine model, STD - JESD22-A115-A	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

	MIN	TYP	MAX	UNIT
Supply voltage (2.5-V mode)	2.375	2.5	2.625	V
Supply voltage (3.3-V mode)	3.0	3.3	3.6	V
Ambient temperature	-40	25	85	°C
SMBus (SDA, SCL)			3.6	V
Supply noise up to 50 MHz ⁽¹⁾			100	mVp-p

(1) Allowed supply noise (mVp-p sine wave) under typical conditions.

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	WQFN	UNIT
		54 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	26.6	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	10.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	4.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/VV
ψ_{JB}	Junction-to-board characterization parameter	4.3	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	1.5	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



DS125BR800 SNLS426E – AUGUST 2012 – REVISED JANUARY 2015

www.ti.com

7.5 Electrical Characteristics⁽¹⁾⁽²⁾⁽³⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER						1
PD	Power Dissipation	VDD = 2.5-V supply, EQ Enabled, VOD = 1.0 Vp-p, RXDET = 1, PWDN = 0		500	700	mW
		VIN = 3.3-V supply, EQ Enabled, VOD = 1.0 Vp-p, RXDET = 1, PWDN = 0		660	900	mW
LVCMOS / LVT	TL DC SPECIFICATIONS					
V _{IH25}	High Level Input Voltage	2.5 V-Mode	2.0		VDD	V
V _{IH33}	High Level Input Voltage	3.3 V-Mode	2.0		VIN	V
V _{IL}	Low Level Input Voltage		0		0.8	V
V _{OH}	High Level Output Voltage (ALL_DONE pin)	I _{oh} = -4 mA	2.0			V
V _{OL}	Low Level Output Voltage (ALL_DONE pin)	I _{ol} = 4 mA			0.4	V
IIH	Input High Current (PWDN pin)	VIN = 3.6 V, LVCMOS = 3.6 V	-15		15	μA
	Input High Current with internal resistors (4-level input pin)		20		150	μA
IIL	Input Low Current (PWDN pin)	VIN = 3.6 V, LVCMOS = 0 V	-15		15	μA
	Input Low Current with internal resistors (4-level input pin)		-160		-40	μA
CML RECEIVE	R INPUTS (IN_n+, IN_n-)					
RL _{RX-DIFF}	RX Differential return loss	0.05 - 7.5 GHz		-15		dB
		7.5 - 15 GHz		-5		dB
RL _{RX-CM}	RX Common mode return loss	0.05 - 5 GHz		-10		dB
Z _{RX-DC}	RX DC common mode impedance	Tested at VDD = 2.5 V	40	50	60	Ω
Z _{RX-DIFF-DC}	RX DC differential mode impedance	Tested at VDD = 2.5 V	80	100	120	Ω
V _{RX} -DIFF-DC	Differential RX peak to peak voltage (VID)	Tested at pins			1.2	V
V _{RX-SIGNAL-DET-} DIFF-PP	Signal detect assert level for active data signal	SD_TH = float, 0101 pattern at 8 Gbps		180		mVp-p
V _{RX-IDLE-DET-} DIFF-PP	Signal detect de-assert level for electrical idle	SD_TH = float, 0101 pattern at 8 Gbps		110		mVp-p
HIGH SPEED C	DUTPUTS	·	•			
V _{TX-DIFF-PP}	Output Voltage Differential Swing	Differential measurement with OUT_n+ and OUT_n-, terminated by 50 Ω to GND, AC-Coupled, VID = 1.0 Vp-p, DEM0 = 1, DEM1 = 0 ⁽⁴⁾	0.8	1.0	1.2	Vp-р
V _{TX-DE-} RATIO_3.5	TX de-emphasis ratio	VOD = 1.0 Vp-p, DEM0 = 0, DEM1 = R PCIe Gen-1 or PCIe Gen-2 and SAS/SATA (up to 6 Gbps)		-3.5		dB

(1) Typical values represent most likely parametric norms at VDD = 2.5 V, TA = 25°C., and at the *Recommended Operating Conditions* at the time of product characterization and are not guaranteed.

(2) The Electrical Characteristics tables list specified specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are **not** guaranteed.

(3) Specified by device characterization.

(4) In PCIe Gen-3 mode, the output VOD level is not fixed. It will be adjusted automatically based on the VID input amplitude level. The output VOD level set by DEMA/B[1:0] in this MODE is dependent on the VID level and the frequency content. The DS125BR800 repeater is designed to be non-limiting in this MODE, so the TX-FIR (de-emphasis) is passed to the RX to support the handshake negotiation link training.

Copyright © 2012–2015, Texas Instruments Incorporated

SNLS426E - AUGUST 2012 - REVISED JANUARY 2015

www.ti.com

STRUMENTS

EXAS

Electrical Characteristics⁽¹⁾⁽²⁾⁽³⁾ (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{TX-DE-RATIO_6}	TX de-emphasis ratio	VOD = 1.0 Vp-p, DEM0 = R, DEM1 = R PCIe Gen-1 or PCIe Gen-2 and SAS/SATA (up to 6 Gbps)		-6		dB
T _{TX-DJ}	Deterministic Jitter	VID = 800 mV, PRBS15 pattern, 8.0 Gbps, VOD = 1.0 V , EQ = $0x00$, DE = 0 dB , (no input or output trace loss)		0.05		Ulpp
T _{TX-RJ}	Random Jitter	VID = 800 mV, 0101 pattern, 8.0 Gbps, $VOD = 1.0V, EQ = 0x00, DE = 0 dB, (no input or output trace loss)$		0.3		ps RMS
T _{TX-RISE-FALL}	TX rise/fall time	20% to 80% of differential output voltage	35	45		ps
T _{RF-MISMATCH}	TX rise/fall mismatch	20% to 80% of differential output voltage		0.01	0.1	UI
RL _{TX-DIFF}	TX Differential return loss	0.05 - 7.5 GHz		-15		dB
		7.5 - 15 GHz		-5		dB
RL _{TX-CM}	TX Common mode return loss	0.05 - 5 GHz		-10		dB
Z _{TX-DIFF-DC}	DC differential TX impedance			100		Ω
V _{TX-CM-AC-PP}	TX AC common mode voltage	VOD = 1.0 Vp-p, DEM0 = 1, DEM1 = 0			100	mVp-p
I _{TX-SHORT}	TX short circuit current limit	Total current the transmitter can supply when shorted to VDD or GND		20		mA
V _{TX-CM-DC-} ACTIVE-IDLE- DELTA	Absolute delta of DC common mode voltage during L0 and electrical idle				100	mV
V _{TX-CM-DC-LINE-} DELTA	Absolute delta of DC common mode voltgae between TX+ and TX-				25	mV
T _{TX-IDLE-DATA}	Max time to transition to differential DATA signal after IDLE	VID = 1.0 Vp-p, 8 Gbps		3.5		ns
T _{TX-DATA-IDLE}	Max time to transition to IDLE after differential DATA signal	VID = 1.0 Vp-p, 8 Gbps		6.2		ns
T _{PLHD/PHLD}	Differential Propagation Delay	$EQ = 00^{(5)}$		200		ps
T _{LSK}	Lane to lane skew	T = 25°C, VDD = 2.5 V		25		ps
T _{PPSK}	Part to part propagation delay skew	T = 25°C, VDD = 2.5 V		40		ps
EQUALIZATIO	N					
DJE1	Residual deterministic jitter at 12 Gbps	30in 5mils FR4, VID = 0.6 Vp-p, PRBS15, EQ = 0x07, DEM = 0 dB		0.18		Ulpp
DJE2	Residual deterministic jitter at 8 Gbps	30in 5mils FR4, VID = 0.6 Vp-p, PRBS15,EQ = 0x07, DEM = 0 dB		0.11		Ulpp
DJE3	Residual deterministic jitter at 5 Gbps	30in 5mils FR4, VID = 0.6 Vp-p, PRBS15, EQ = 0x07, DEM = 0 dB		0.07		Ulpp
DJE4	Residual deterministic jitter at 12 Gbps	5m 30 awg cable, $VID = 0.6 Vp-p$, PRBS15, EQ = 0x07, DEM = 0 dB		0.25		Ulpp
DJE5	Residual deterministic jitter at 5 Gbps	8m 30 awg cable, $VID = 0.6 Vp-p$, PRBS15, EQ = 0x0F, DEM = 0 dB		0.33		Ulpp
DE-EMPHASIS	- PCle Gen-1 or PCle Gen-2 and SAS	S/SATA (up to 6 Gbps)				
DJD1	Residual deterministic jitter at 12 Gbps	Input Channel: 20in 5mils FR4, Output Channel: 10in 5mils FR4 VID = 0.6 Vp-p, PRBS15, EQ = 0x03, VOD = 1.0 Vp-p, DEM = -3.5 dB		0.1		Ulpp

(5) Propagation Delay measurements will change slightly based on the level of EQ selected. EQ = 00 will result in the longest propagation delays.



7.6 Electrical Characteristics: Serial Management Bus Interface

over recommended operating supply and temperature ranges unless other specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
SERIAL BUS INTERFACE DC SPECIFICATIONS								
V _{IL}	Data, Clock Input Low Voltage				0.8	V		
V _{IH}	Data, Clock Input High Voltage		2.1		3.6	V		
I _{PULLUP}	Current Through Pull-Up Resistor or Current Source	High Power Specification	4			mA		
V _{DD}	Nominal Bus Voltage		2.375		3.6	V		
I _{LEAK-Bus}	Input Leakage Per Bus Segment	(1)	-200		200	μA		
I _{LEAK-Pin}	Input Leakage Per Device Pin			-15		μA		
CI	Capacitance for SDA and SCL	(1) (2)			10	pF		
R _{TERM}	External Termination Resistance pull to	Pullup V _{DD} = 3.3 V ⁽¹⁾ (2) (3)		2000		Ω		
$V_{DD} = 2.5 V \pm 5\%$ or $3.3 V \pm 10\%$		Pullup $V_{DD} = 2.5 V^{(1)} V^{(2)}$		1000		Ω		

Recommended value. (1)

Recommended maximum capacitance load per bus segment is 400 pF. (2)

(3) Maximum termination voltage should be identical to the device supply voltage.

Timing Requirements 7.7

			MIN	TYP	MAX	UNIT
SERIAL B	US INTERFACE TIMING SPECIFICATIONS					
FSMB	Bus Operating Frequency ⁽¹⁾	ENSMB = VDD (Slave Mode)			400	kHz
	Bus Operating Frequency	ENSMB = FLOAT (Master Mode)	280	400	520	kHz
TBUF	Bus Free Time Between Stop and Start Condition		1.3			μs
THD:STA	Hold time after (Repeated) Start Condition. After this period, the first clock is generated.	At I _{PULLUP} , Max	0.6			μs
TSU:STA	Repeated Start Condition Setup Time		0.6			μs
TSU:STO	Stop Condition Setup Time		0.6			μs
THD:DAT	Data Hold Time		0			ns
TSU:DAT	Data Setup Time		100			ns
T _{LOW}	Clock Low Period		1.3			μs
T _{HIGH}	Clock High Period		⁽²⁾ 0.6		50	μs
t _F	Clock/Data Fall Time	(2)			300	ns
t _R	Clock/Data Rise Time	(2)			300	ns
t _{POR}	Time in which a device must be operational after power-on reset	(2) (3)			500	ms

(1)

In Master Mode, a serial EEPROM with a minimum rating of 520 KHz is required. Compliant to SMBus 2.0 physical layer specification. See System Management Bus (SMBus) Specification Version 2.0, section 3.1.1 (2) SMBus common AC specifications for details.

Specified by Design. Parameter not tested in production. (3)





Figure 1. CML Output and Rise and FALL Transition Time










Figure 3. Transmit IDLE-DATA and DATA-IDLE Response Time





Figure 4.	SMBus	Timing	Parameters
-----------	-------	--------	------------



7.8 Typical Characteristics






8 Detailed Description

8.1 Overview

The DS125BR800 compensates for lossy printed circuit board backplanes and balanced cables.

The DS125BR800 operates in 3 modes: Pin Control Mode (ENSMB = 0), SMBus Slave Mode (ENSMB = 1) and SMBus Master Mode (ENSMB = float) to load register information from external EEPROM; refer to *SMBUS Master Mode* for additional information.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 4-level Input Configuration Guidelines

The 4-level input pins use a resistor divider to help set the 4 valid levels and provide a wider range of control settings when ENSMB=0. There is an internal 30-k Ω pull-up and a 60-k Ω pulldown connected to the package pin. These resistors, together with the external resistor connection combine to achieve the desired voltage level. Using the 1-k Ω pull-up, 1-k Ω pull-down, no connect, and 20-k Ω pull-down provide the optimal voltage levels for each of the four input states.

		•	
LEVEL	L SETTING 3.3-V MODE		2.5-V MODE
0	Tie 1 kΩ to GND	0.10 V	0.08 V
R	Tie 20 kΩ to GND	1/3 x V _{DD}	1/3 x V _{DD}
Float	Float Float (leave pin open)		2/3 x V _{DD}
1	Tie 1 k Ω to V _{DD}	V _{IN} - 0.05 V	V _{IN} - 0.04 V

Table 1. 4-Level Input Vol	Itage
----------------------------	-------

- Level 1 2 = 0.2 × V_{IN} or V_{DD}
- Level 2 3 = $0.5 \times V_{IN}$ or V_{DD}
- Level 3 4 = $0.8 \times V_{IN}$ or V_{DD}

In order to minimize the startup current associated with the integrated 2.5-V regulator the 1 k Ω pullup and pulldown resistors are recommended. If several 4-level inputs require the same setting, it is possible to combine two or more 1-k Ω resistors into a single lower value resistor. As an example; combining two inputs with a single 500- Ω resistor is a good way to save board space.



8.3.2 PCIe Signal Integrity

When using the DS125BR800 in PCIe Gen-3 systems, there are specific signal integrity settings to ensure signal integrity margin. The settings were achieved with completing extensive testing. Contact your field representative for more information regarding the testing completed to achieve these settings.

For tuning the in the downstream direction (from CPU to EP).

- EQ: use the guidelines outlined in Table 2.
- De-Emphasis: use the guidelines outlined in Table 3.
- VOD: use the guidelines outlined in Table 3.

For tuning in the upstream direction (from EP to CPU).

- EQ: use the guidelines outlined in Table 2.
- De-Emphasis:
 - For trace lengths < 15" set to -3.5 dB
 - For trace lengths > 15" set to -6 dB
- VOD: set to 900 mV

Table 2. Equalizer Settings

					•				
Level	EQA1 EQB1	EQA0 EQB	EQ – 8 bits [7:0]	dB at 1.5 GHz	dB at 2.5 GHz	dB at 4 GHz	dB at 6 GHz	Suggested Use ⁽¹⁾	
1	0	0	0000 0000 = 0x00	2.5	3.5	3.8	3.1	FR4 < 5 inch trace	
2	0	R	0000 0001 = 0x01	3.8	5.4	6.7	6.7	FR4 5-10 inch trace	
3	0	Float	0000 0010 = 0x02	5.0	7.0	8.4	8.4	FR4 10 inch trace	
4	0	1	0000 0011 = 0x03	5.9	8.0	9.3	9.1	FR4 15-20 inch trace	
5	R	0	0000 0111 = 0x07	7.4	10.3	12.8	13.7	FR4 20-30 inch trace	
6	R	R	0001 0101 = 0x15	6.9	10.2	13.9	16.2	FR4 25-30 inch trace	
7	R	Float	0000 1011 = 0x0B	9.0	12.4	15.3	15.9	FR4 25-30 inch trace	
8	R	1	0000 1111 = 0x0F	10.2	13.8	16.7	17.0	8m, 30awg cable	
9	Float	0	0101 0101 = 0x55	8.5	12.6	17.5	20.7	> 8m cable	
10	Float	R	0001 1111 = 0x1F	11.7	16.2	20.3	21.8		
11	Float	Float	0010 1111 = 0x2F	13.2	18.3	22.8	23.6		
12	Float	1	0011 1111 = 0x3F	14.4	19.8	24.2	24.7		
13	1	0	1010 1010 = 0xAA	14.4	20.5	26.4	28.0		
14	1	R	0111 1111 = 0x7F	16.0	22.2	27.8	29.2		
15	1	Float	1011 1111 = 0xBF	17.6	24.4	30.2	30.9		
16	1	1	1111 1111 = 0xFF	18.7	25.8	31.6	31.9		

(1) Cable and FR4 lengths are for reference only. FR4 lengths based on a 100 Ω differential stripline with 5-mil traces and 8-mil trace separation. Optimal EQ setting should be determined via simulation and prototype verification.

Table 3. Output Voltage and De-Emphasis Settings

Level	DEMA1 DEMB1	DEMA0 DEMB0	VOD Vp-p	DEM dB ⁽¹⁾	DEM dB ⁽¹⁾ Inner Amplitude Suggeste	
1	0	0	0.8	0 0.8 FR4 < 5 inch 4–m		FR4 < 5 inch 4-mil trace
2	0	R	0.9	0	0.9	FR4 < 5 inch 4-mil trace
3	0	Float	0.9	- 3.5	0.6	FR4 10 inch 4-mil trace
4	0	1	1.0	0	1.0	FR4 < 5 inch 4-mil trace
5	R	0	1.0	- 3.5	0.7	FR4 10 inch 4-mil trace
6	R	R	1.0	- 6	0.5	FR4 15 inch 4-mil trace
7	R	Float	1.1	0	1.1	FR4 < 5 inch 4-mil trace

(1) The VOD output amplitude and DEM de-emphasis levels are set with the DEMA/B[1:0] pins.

The de-emphasis levels are available in PCIe Gen-3 modes when MODE = 1 (tied to VIN)

(2) FR4 lengths are for reference only. FR4 lengths based on a 100 Ω differential stripline with 5-mil traces and 8-mil trace separation. Optimal DEM settings should be determined via simulation and prototype verification.



DEMA1 DEMB1	DEMA0 DEMB0	VOD Vp-p	DEM dB ⁽¹⁾	Inner Amplitude Vp-p	Suggested Use ⁽²⁾
R	1	1.1	- 3.5	0.7	FR4 10 inch 4-mil trace
Float	0	1.1	- 6	0.6	FR4 15 inch 4-mil trace
Float	R	1.2	0	1.2	FR4 < 5 inch 4-mil trace
Float	Float	1.2	- 3.5	0.8	FR4 10 inch 4-mil trace
Float	1	1.2	- 6	0.6	FR4 15 inch 4-mil trace
1	0	1.3	0	1.3	FR4 < 5 inch 4-mil trace
1	R	1.3	- 3.5	0.9	FR4 10 inch 4-mil trace
1	Float	1.3	- 6	0.7	FR4 15 inch 4-mil trace
1	1	1.3	- 9	0.5	FR4 20 inch 4-mil trace
	DEMB1 R Float Float Float	DEMB1DEMB0R1Float0FloatRFloatFloatFloat1101R	DEMB1 DEMB0 VOD Vp-p R 1 1.1 Float 0 1.1 Float R 1.2 Float 1 1.2 Float 1 1.2 Float 1 1.2 1 0 1.3 1 R 1.3 1 Float 1.3	DEMB1 DEMB0 VOD Vp-p DEM dB ⁽¹⁾ R 1 1.1 -3.5 Float 0 1.1 -6 Float R 1.2 0 Float Float 1.2 -3.5 Float 1 1.2 -6 1 0 1.3 0 1 R 1.3 -3.5 1 Float 1.3 -6	DEMB1 DEMB0 VOD Vp-p DEM dB(1) Vp-p R 1 1.1 -3.5 0.7 Float 0 1.1 -6 0.6 Float R 1.2 0 1.2 Float Float 1.2 -3.5 0.8 Float 1 1.2 -6 0.6 1 0 1.3 0 1.3 1 R 1.3 -3.5 0.9 1 Float 1.3 -6 0.7

Table 3. Output Voltage and De-Emphasis Settings (continued)

Table 4. RX-Detect Settings

PWDN (PIN 52)	RXDET (PIN 22)	SMBus REG bit [3:2]	Input Termination	Recommeded Use	Comments
0	0	00	Hi-Z	Х	Manual RX-Detect, input is high impedance mode
0	Tie 20 kΩ to GND	01	Pre Detect: Hi-Z Post Detect: 50 Ω	PCIe Only	Auto RX-Detect, outputs test every 12 msec for 600 msec then stops; termination is Hi-Z until detection; once detected input termination is 50 Ω .
					Reset function by pulsing PWDN high for 5 μsec then low again
0	Float (Default)	10	Pre Detect: Hi-Z Post Detect: 50 Ω	PCIe Only	Auto RX-Detect, outputs test every 12 msec until detection occurs; termination is Hi-Z until RX detection; once detected input termination is 50 Ω .
0	1	11	50 Ω	All Others	Manual RX-Detect, input is 50 Ω.
1	Х		High Impedance	Х	Power down mode, input is Hi-Z, output drivers are disabled.
					Used to reset RX-Detect State Machine when held high for 5 $\mu \text{sec.}$

8.3.2.1 RX-Detect in SAS/SATA (up to 6 Gbps) Applications

Unlike PCIe systems, SAS/SATA (up to 6 Gbps) systems use a low speed Out-Of-Band or OOB communications sequence to detect and communicate between Controllers/Expanders and target drives. This communication eliminates the need to detect for endpoints like PCIe. For SAS/SATA systems, it is recommended to tie the RXDET pin high. This will ensure any OOB sequences sent from the Controller/Expander will reach the target drive without any additional latency due to the termination detection sequence defined by PCIe.

5									
SD_TH (PIN 26)	SMBus REG Bit [3:2] and [1:0]	Assert Level (typ)	De-assert Level (typ)						
0	10	210 mVp-p	150 mVp-p						
R	01	160 mVp-p	100 mVp-p						
F (default)	00	180 mVp-p	110 mVp-p						
1	11	190 mVp-p	130 mVp-p						

Table 5. Signal Detect Threshold Level⁽¹⁾

(1) VDD = 2.5 V, 25°C and 0101 pattern at 8 Gbps

8.3.2.1.1 Signal Detect Control for Datarates above 8 Gbps

Signal detect bandwidth limitations combined with high levels of signal attenuation can result in intermittent data loss above 8 Gbps. This data loss can be eliminated by disabling automatic detection and forcing the Signal Detect function to be always "on". This programming requires SMBus control over the DS125BR800 to be present. The Signal Detect function is controlled for each channel independently. The register programming sequence is shown below:

1. Write register 0x06 = 0x18 //* Enable SMBus register programming



- 2. Write registers 0x0D[1]= 1'b, 0x14[1] = 1'b, 0x1B[1] = 1'b, 0x22[1] = 1'b //* CH0 CH3
- 3. Write registers 0x2A[1]= 1'b, 0x31[1] = 1'b, 0x38[1] = 1'b, 0x3F[1] = 1'b //* CH4 CH7

MODE (PIN 21)	Driver Characteristics	PCle	SAS SATA	10G-KR	10GbE	CPRI OBSAI	SRIO (R)XAUI	Interlaken Infiniband
0	Limiting		Х		Х	Х	Х	х
R	Transparent without DE							
F (default)	Automatic	Х						
1	Transparent with DE			Х				

Table 6. MODE Operation With Pin Control

NOTE: Automatic operation allows input to sense the incoming data-rate and utilize a "Transparent" output driver for operation at or above 8 Gbps.

NOTE: SAS/SATA up to 6 Gbps.

8.3.2.2 MODE Operation with SMBus Registers

When in SMBus mode (Slave or Master), the MODE pin retains control of the output driver characteristics. In order to override this control function, Register 0x08[2] must be written with a "1". Writing this bit enables MODE control of each channel individually using the channel registers defined in Table 10.

8.4 Device Functional Modes

8.4.1 Pin Control Mode

When in pin mode (ENSMB = 0), equalization and de-emphasis can be selected via pin for each side independently. When de-emphasis is asserted VOD is automatically adjusted per Table 3. For PCIe applications, the RXDET pins provides automatic and manual control for input termination (50 Ω or >50 k Ω). MODE setting is also pin controllable with pin selections (PCIe Gen-1, PCIe Gen-2, auto detect, and PCIe Gen-3). The receiver electrical idle detect threshold is also adjustable via the SD_TH pin.

8.4.2 SMBus Mode

When in SMBus mode (ENSMB = 1), the VOD (output amplitude), equalization, de-emphasis, and termination disable features are all programmable on a individual lane basis, instead of grouped by A or B as in the pin mode case. Upon assertion of ENSMB, the EQx and DEMx functions revert to register control immediately. The EQx and DEMx pins are converted to AD0-AD3 SMBus address inputs. The other external control pins (MODE, RXDET and SD_TH) remain active unless their respective registers are written to and the appropriate override bit is set, in which case they are ignored until ENSMB is driven low (pin mode). On power-up and when ENSMB is driven low all registers are reset to their default state. If PWDN is asserted while ENSMB is high, the registers retain their current state.

Equalization settings accessible via the pin controls were chosen to meet the needs of most high speed applications. If additional fine tuning or adjustment is needed, additional equalization settings can be accessed via the SMBus registers. Each input has a total of 256 possible equalization settings. *4-level Input Configuration Guidelines* shows the 16 setting when the device is in pin mode. When using SMBus mode, the equalization, VOD and de-Emphasis levels are set by registers.

8.5 Programming

8.5.1 SMBus Master Mode

The DS125BR800 devices support reading directly from an external EEPROM device by implementing SMBus Master mode. When using the SMBus master mode, the DS125BR800 will read directly from specific location in the external EEPROM. When designing a system for using the external EEPROM, the user needs to follow these specific guidelines. For additional information, refer to SNLA228.

- Set ENSMB = Float enable the SMBUS master mode.
- The external EEPROM device address byte must be 0xA0 and capable of 520 kHz operation at 2.5 V and 3.3 V supply.

DS125BR800

SNLS426E - AUGUST 2012 - REVISED JANUARY 2015



NSTRUMENTS

FXAS

Programming (continued)

• Set the AD[3:0] inputs for SMBus address byte. When the AD[3:0] = 0000'b, the device address byte is 0xB0.

When tying multiple DS125BR800 devices to the SDA and SCL bus, use these guidelines to configure the devices.

- Use SMBus AD[3:0] address bits so that each device can loaded it's configuration from the EEPROM. Example below is for 4 device.
 - U1: AD[3:0] = 0000 = 0xB0,
 - U2: AD[3:0] = 0001 = 0xB2,
 - U3: AD[3:0] = 0010 = 0xB4,
 - U4: AD[3:0] = 0011 = 0xB6
- Use a pull-up resistor on SDA and SCL; value = 2 kΩ
- Daisy-chain READ_EN (pin 26) and ALL_DONE (pin 27) from one device to the next device in the sequence so that they do not compete for the EEPROM at the same time.
 - 1. Tie READ_EN of the 1st device in the chain (U1) to GND
 - 2. Tie ALL_DONE of U1 to READ_EN of U2
 - 3. Tie ALL_DONE of U2 to READ_EN of U3
 - 4. Tie ALL_DONE of U3 to READ_EN of U4
 - 5. Optional: Tie ALL_DONE output of U4 to a LED to show the devices have been loaded successfully

Below is an example of a 2 kbits (256 x 8-bit) EEPROM in hex format for the DS125BR800 device. The first 3 bytes of the EEPROM always contain a header common and necessary to control initialization of all devices connected to the I2C bus. CRC enable flag to enable/disable CRC checking. If CRC checking is disabled, a fixed pattern (8'hA5) is written/read instead of the CRC byte from the CRC location, to simplify the control. There is a MAP bit to flag the presence of an address map that specifies the configuration data start in the EEPROM. If the MAP bit is not present the configuration data start address is derived from the DS125BR800 address and the configuration data size. A bit to indicate an EEPROM size > 256 bytes is necessary to properly address the EEPROM. There are 37 bytes of data size for each DS125BR800 device. For additional information on EEPROM programming, refer to SNLA228.

NOTE

The maximum EEPROM size supported is 8-kbits (1024 x 8 bits).

Table 7. EEPROM Register Map - Single Device with Default Value

EEPROM Address Byte		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Blt 0	
Description		0x00	CRC EN	Address Map Present	EEPROM > 256 Bytes	Reserved	DEVICE COUNT[3]	DEVICE COUNT[2]	DEVICE COUNT[1]	DEVICE COUNT[0]
Default Value	0x00		0	0	0	0	0	0	0	0
Description		0x01	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
Default Value	0x00		0	0	0	0	0	0	0	0
Description	1	0x02	Max EEPROM Burst size[7]	Max EEPROM Burst size[6]	Max EEPROM Burst size[5]	Max EEPROM Burst size[4]	Max EEPROM Burst size[3]	Max EEPROM Burst size[2]	Max EEPROM Burst size[1]	Max EEPROM Burst size[0]
Default Value	0x00		0	0	0	0	0	0	0	0
Description		0x03	PWDN_ch7	PWDN_ch6	PWDN_ch5	PWDN_ch4	PWDN_ch3	PWDN_ch2	PWDN_ch1	PWDN_ch0
SMBus Register	r		0x01 [7]	0x01 [6]	0x01 [5]	0x01 [4]	0x01 [3]	0x01 [2]	0x01 [1]	0x01 [0]
Default Value	0x00		0	0	0	0	0	0	0	0
Description		0x04	lpbk_1	lpbk_0	PWDN_INPUTS	PWDN_OSC	Ovrd_PWDN	Reserved	Reserved	Reserved
SMBus Register	r		0x02 [5]	0x02 [4]	0x02 [3]	0x02 [2]	0x02 [0]	0x04 [7]	0x04 [6]	0x04 [5]
Default Value	00		0	0	0	0	0	0	0	0
Description		0x05	Reserved	Reserved	Reserved	Reserved	Reserved	rxdet_btb_en	Ovrd_idle_th	Ovrd_RES
SMBus Register	r		0x04 [4]	0x04 [3]	0x04 [2]	0x04 [1]	0x04 [0]	0x06 [4]	0x08 [6]	0x08 [5]
Default Value	04		0	0	0	0	0	1	0	0
Description		0x06	Ovrd_IDLE	Ovrd_RX_DET	Ovrd_MODE	Ovrd_RES	Ovrd_RES	rx_delay_sel_2	rx_delay_sel_1	rx_delay_sel_0
SMBus Register	r		0x08 [4]	0x08 [3]	0x08 [2]	0x08 [1]	0x08 [0]	0x0B [6]	0x0B [5]	0x0B [4]
Default Value	07		0	0	0	0	0	1	1	1
Description		0x07	RD_delay_sel_3	RD_delay_sel_2	RD_delay_sel_1	RD_delay_sel_0	ch0_ldle_auto	ch0_ldle_sel	ch0_RXDET_1	ch0_RXDET_0
SMBus Register	r		0x0B [3]	0x0B [2]	0x0B [1]	0x0B [0]	0x0E [5]	0x0E [4]	0x0E [3]	0x0E [2]
Default Value	00		0	0	0	0	0	0	0	0
Description		0x08	ch0_BST_7	ch0_BST_6	ch0_BST_5	ch0_BST_4	ch0_BST_3	ch0_BST_2	ch0_BST_1	ch0_BST_0
SMBus Register	r		0x0F [7]	0x0F [6]	0x0F [5]	0x0F [4]	0x0F [3]	0x0F [2]	0x0F [1]	0x0F [0]
Default Value	2F		0	0	1	0	1	1	1	1
Description		0x09	ch0_Sel_scp	ch0_Sel_mode	ch0_RES_2	ch0_RES_1	ch0_RES_0	ch0_VOD_2	ch0_VOD_1	ch0_VOD_0
SMBus Register	r		0x10 [7]	0x10 [6]	0x10 [5]	0x10 [4]	0x10 [3]	0x10 [2]	0x10 [1]	0x10 [0]
Default Value	AD		1	0	1	0	1	1	0	1
Description	1	0x0A	ch0_DEM_2	ch0_DEM_1	ch0_DEM_0	ch0_Slow	ch0_idle_tha_1	ch0_idle_tha_0	ch0_idle_thd_1	ch0_idle_thd_0
SMBus Register	r	1	0x11 [2]	0x11 [1]	0x11 [0]	0x12 [7]	0x12 [3]	0x12 [2]	0x12 [1]	0x12 [0]
Default Value	40	1	0	1	0	0	0	0	0	0

DS125BR800

SNLS426E - AUGUST 2012 - REVISED JANUARY 2015



www.ti.com

Table 7. EEPROM Register Map - Single Device with Default Value (continued)

EEPROM Address Byte			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Blt 0	
Description		0x0B	ch1_ldle_auto	h1_ldle_auto ch1_ldle_sel ch1_RXDET_1 ch		ch1_RXDET_0	ch1_BST_7	ch1_BST_6	ch1_BST_5	ch1_BST_4	
SMBus Register			0x15 [5]	0x15 [4]	0x15 [3]	0x15 [2]	0x16 [7]	0x16 [6]	0x16 [5]	0x16 [4]	
Default Value	ault Value 02 0 0 0 0		0	0	0	1	0				
Description		0x0C	ch1_BST_3	ch1_BST_2	ch1_BST_1	ch1_BST_0	ch1_Sel_scp	ch1_Sel_mode	ch1_RES_2	ch1_RES_1	
SMBus Register			0x16 [3]	0x16 [2]	0x16 [1]	0x16 [0]	0x17 [7]	0x17 [6]	0x17 [5]	0x17 [4]	
Default Value	FA		1	1	1	1	1	0	1	0	
Description		0x0D	ch1_RES_0	ch1_VOD_2	ch1_VOD_1	ch1_VOD_0	ch1_DEM_2	ch1_DEM_1	ch1_DEM_0	ch1_Slow	
SMBus Register			0x17 [3]	0x17 [2]	0x17 [1]	0x17 [0]	0x18 [2]	0x18 [1]	0x18 [0]	0x19 [7]	
Default Value	2F		1	1	0	1	0	1	0	0	
Description		0x0E	ch1_idle_tha_1	ch1_idle_tha_0	ch1_idle_thd_1	ch1_idle_thd_0	ch2_Idle_auto	ch2_ldle_sel	ch2_RXDET_1	ch2_RXDET_0	
SMBus Register			0x19 [3]	0x19 [2]	0x19 [1]	0x19 [0]	0x1C [5]	0x1C [4]	0x1C [3]	0x1C [2]	
Default Value	00		0	0	0	0	0	0	0	0	
Description		0x0F	ch2_BST_7	ch2_BST_6	ch2_BST_5	ch2_BST_4	ch2_BST_3	ch2_BST_2	ch2_BST_1	ch2_BST_0	
SMBus Register			0x1D [7]	0x1D [6]	0x1D [5]	0x1D [4]	0x1D [3]	0x1D [2]	0x1D [1]	0x1D [0]	
Default Value	2F		0	0	1	0	1	1	1	1	
Description		0x10	ch2_Sel_scp	ch2_Sel_mode	ch2_RES_2	ch2_RES_1	ch2_RES_0	ch2_VOD_2	ch2_VOD_1	ch2_VOD_0	
SMBus Register			0x1E [7]	0x1E [6]	0x1E [5]	0x1E [4]	0x1E [3]	0x1E [2]	0x1E [1]	0x1E [0]	
Default Value	AD		1	0	1	0	1	1	0	1	
Description		0x11	ch2_DEM_2	ch2_DEM_1	ch2_DEM_0	ch2_Slow	ch2_idle_tha_1	ch2_idle_tha_0	ch2_idle_thd_1	ch2_idle_thd_0	
SMBus Register			0x1F [2]	0x1F [1]	0x1F [0]	0x20 [7]	0x20 [3]	0x20 [2]	0x20 [1]	0x20 [0]	
Default Value	40		0	1	0	0	0	0	0	0	
Description		0x12	ch3_ldle_auto	ch3_ldle_sel	ch3_RXDET_1	ch3_RXDET_0	ch3_BST_7	ch3_BST_6	ch3_BST_5	ch3_BST_4	
SMBus Register			0x23 [5]	0x23 [4]	0x23 [3]	0x23 [2]	0x24 [7]	0x24 [6]	0x24 [5]	0x24 [4]	
Default Value	lue 02	02		0	0	0	0	0	0	1	0
Description		0x13	ch3_BST_3	ch3_BST_2	ch3_BST_1	ch3_BST_0	ch3_Sel_scp	ch3_Sel_mode	ch3_RES_2	ch3_RES_1	
SMBus Register			0x24 [3]	0x24 [2]	0x24 [1]	0x24 [0]	0x25 [7]	0x25 [6]	0x25 [5]	0x25 [4]	
Default Value	FA		1	1	1	1	1	0	1	0	
Description		0x14	ch3_RES_0	ch3_VOD_2	ch3_VOD_1	ch3_VOD_0	ch3_DEM_2	ch3_DEM_1	ch3_DEM_0	ch3_Slow	
SMBus Register		1	0x25 [3]	0x25 [2]	0x25 [1]	0x25 [0]	0x26 [2]	0x26 [1]	0x26 [0]	0x27 [7]	
Default Value	D4		1	1	0	1	0	1	0	0	
Description		0x15	ch3_idle_tha_1	ch3_idle_tha_0	ch3_idle_thd_1	ch3_idle_thd_0	ovrd_fast_idle	en_high_idle_th_n	en_high_idle_th_s	en_fast_idle_n	
SMBus Register		7	0x27 [3]	0x27 [2]	0x27 [1]	0x27 [0]	0x28 [6]	0x28 [5]	0x28 [4]	0x28 [3]	
Default Value 09			0	0	0	0	0	0	0	1	

Table 7. EEPROM Register Map - Single Device with Default Value (continued)

EEPROM Address Byte		yte Bit 7		Bit 6 Bit 5		Bit 4 Bit 3		Bit 3 Bit 2		Blt 0	
Description		0x16	en_fast_idle_s eqsd_mgain_n eqsd_		eqsd_mgain_s	ch4_ldle_auto	ch4_ldle_sel	ch4_RXDET_1	ch4_RXDET_0	ch4_BST_7	
SMBus Register			0x28 [2]	0x28 [1] 0x28 [0]		0x2B [5]	0x2B [4]	0x2B [3]	0x2B [2]	0x2C [7]	
Default Value	80		1	0	0	0	0	0	0	0	
Description		0x17	ch4_BST_6	ch4_BST_5	ch4_BST_4	ch4_BST_3	ch4_BST_2	ch4_BST_1	ch4_BST_0	ch4_Sel_scp	
SMBus Register			0x2C [6]	0x2C [5]	0x2C [4]	0x2C [3]	0x2C [2]	0x2C [1]	0x2C [0]	0x2D [7]	
Default Value	5F		0	1	0	1	1	1	1	1	
Description		0x18	ch4_Sel_mode	ch4_RES_2	ch4_RES_1	ch4_RES_0	ch4_VOD_2	ch4_VOD_1	ch4_VOD_0	ch4_DEM_2	
SMBus Register			0x2D [6]	0x2D [5]	0x2D [4]	0x2D [3]	0x2D [2]	0x2D [1]	0x2D [0]	0x2E [2]	
Default Value	5A		0	1	0	1	1	0	1	0	
Description		0x19	ch4_DEM_1	ch4_DEM_0	ch4_Slow	ch4_idle_tha_1	ch4_idle_tha_0	ch4_idle_thd_1	ch4_idle_thd_0	ch5_ldle_auto	
SMBus Register			0x2E [1]	0x2E [0]	0x2F [7]	0x2F [3]	0x2F [2]	0x2F [1]	0x2F [0]	0x32 [5]	
Default Value	80		1	0	0	0	0	0	0	0	
Description	ļ	0x1A	ch5_ldle_sel	ch5_RXDET_1	ch5_RXDET_0	ch5_BST_7	ch5_BST_6	ch5_BST_5	ch5_BST_4	ch5_BST_3	
SMBus Register			0x32 [4]	0x32 [3]	0x32 [2]	0x33 [7]	0x33 [6]	0x33 [5]	0x33 [4]	0x33 [3]	
Default Value	05		0	0	0	0	0	1	0	1	
Description		0x1B	ch5_BST_2	ch5_BST_1	ch5_BST_0	ch5_Sel_scp	ch5_Sel_mode	ch5_RES_2	ch5_RES_1	ch5_RES_0	
SMBus Register			0x33 [2]	0x33 [1]	0x33 [0]	0x34 [7]	0x34 [6]	0x34 [5]	0x34 [4]	0x34 [3]	
Default Value	F5		1	1	1	1	0	1	0	1	
Description		0x1C	x1C ch5_VOD_2	ch5_VOD_1	ch5_VOD_0	ch5_DEM_2	M_2 ch5_DEM_1	ch5_DEM_0	ch5_Slow	ch5_idle_tha_1	
SMBus Register			0x34 [2]	0x34 [1]	0x34 [0]	0x35 [2]	0x35 [1]	0x35 [0]	0x36 [7]	0x36 [3]	
Default Value	A8		1	0	1	0	1	0	0	0	
Description		0x1D	ch5_idle_tha_0	ch5_idle_thd_1	ch5_idle_thd_0	ch6_ldle_auto	ch6_ldle_sel	ch6_RXDET_1	ch6_RXDET_0	ch6_BST_7	
SMBus Register			0x36 [2]	0x36 [1]	0x36 [0]	0x39 [5]	0x39 [4]	0x39 [3]	0x39 [2]	0x3A [7]	
Default Value	00		0	0	0	0	0	0	0	0	
Description		0x1E	ch6_BST_6	ch6_BST_5	ch6_BST_4	ch6_BST_3	ch6_BST_2	ch6_BST_1	ch6_BST_0	ch6_Sel_scp	
SMBus Register			0x3A [6]	0x3A [5]	0x3A [4]	0x3A [3]	0x3A [2]	0x3A [1]	0x3A [0]	0x3B [7]	
Default Value	5F		0	1	0	1	1	1	1	1	
Description	ļ	0x1F	ch6_Sel_mode	ch6_RES_2	ch6_RES_1	ch6_RES_0	ch6_VOD_2	ch6_VOD_1	ch6_VOD_0	ch6_DEM_2	
SMBus Register		1	0x3B [6]	0x3B [5]	0x3B [4]	0x3B [3]	0x3B [2]	0x3B [1]	0x3B [0]	0x3C [2]	
Default Value	5A		0	1	0	1	1	0	1	0	
Description	I	0x20	ch6_DEM_1	ch6_DEM_0	ch6_Slow	ch6_idle_tha_1	ch6_idle_tha_0	ch6_idle_thd_1	ch6_idle_thd_0	ch7_ldle_auto	
SMBus Register		1	0x3C [1]	0x3C [0]	0x3D [7]	0x3D [3]	0x3D [2]	0x3D [1]	0x3D [0]	0x40 [5]	
Default Value 80		1	1	0	0	0	0	0	0	0	

Copyright © 2012–2015, Texas Instruments Incorporated

DS125BR800

SNLS426E - AUGUST 2012 - REVISED JANUARY 2015

www.ti.com

EEPROM Address Byte		s Byte	Bit 7	Bit 7 Bit 6 Bit 5		Bit 4	Bit 4 Bit 3		Bit 1	Blt 0
Description		0x21	ch7_ldle_sel	ch7_RXDET_1	ch7_RXDET_0	ch7_BST_7	ch7_BST_6	ch7_BST_5	ch7_BST_4	ch7_BST_3
SMBus Registe	er		0x40 [4]	0x40 [3]	0x40 [2]	0x41 [7]	0x41 [6]	0x41 [5]	0x41 [4]	0x41 [3]
Default Value	05		0	0	0	0	0	1	0	1
Description		0x22	ch7_BST_2	ch7_BST_1	ch7_BST_0	ch7_Sel_scp	ch7_Sel_mode	ch7_RES_2	ch7_RES_1	ch7_RES_0
SMBus Registe	er		0x41 [2]	0x41 [1]	0x41 [0]	0x42 [7]	0x42 [6]	0x42 [5]	0x42 [4]	0x42 [3]
Default Value	F5		1	1	1	1	0	1	0	1
Description		0x23	ch7_VOD_2	ch7_VOD_1	ch7_VOD_0	ch7_DEM_2	ch7_DEM_1	ch7_DEM_0	ch7_Slow	ch7_idle_tha_1
SMBus Registe	er		0x42 [2]	0x42 [1]	0x42 [0]	0x43 [2]	0x43 [1]	0x43 [0]	0x44 [7]	0x44 [3]
Default Value	A8		1	0	1	0	1	0	0	0
Description		0x24	ch7_idle_tha_0	ch7_idle_thd_1	ch7_idle_thd_0	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Registe	er		0x44 [2]	0x44 [1]	0x44 [0]	0x47 [3]	0x47 [2]	0x47 [2]	0x47 [0]	0x48 [7]
Default Value	00		0	0	0	0	0	0	0	0
Description		0x25	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Registe	er		0x48 [6]	0x4C [7]	0x4C [6]	0x4C [5]	0x4C [4]	0x4C [3]	0x4C [0]	0x59 [0]
Default Value	00		0	0	0	0	0	0	0	0
Description		0x26	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Register			0x5A [7]	0x5A [6]	0x5A [5]	0x5A [4]	0x5A [3]	0x5A [2]	0x5A [1]	0x5A [0]
Default Value	54		0	1	0	1	0	1	0	0
Description		0x27	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Registe	er		0x5B [7]	0x5B [6]	0x5B [5]	0x5B [4]	0x5B [3]	0x5B [2]	0x5B [1]	0x5B [0]
Default Value	54		0	1	0	1	0	1	0	0



Table 8. Example of EEPROM for Four Devices Using Two Address Maps

EEPROM Address	Address (Hex)	EEPROM Data	Comments
0	00	0x43	CRC_EN = 0, Address Map = 1, >256 bytes = 0, Device Count[3:0] = 3
1	01	0x00	
2	02	0x08	EEPROM Burst Size
3	03	0x00	CRC not used
4	04	0x0B	Device 0 Address Location
5	05	0x00	CRC not used
6	06	0x0B	Device 1 Address Location
7	07	0x00	CRC not used
8	08	0x30	Device 2 Address Location
9	09	0x00	CRC not used
10	0A	0x30	Device 3 Address Location
11	0B	0x00	Begin Device 0, 1 - Address Offset 3
12	0C	0x00	
13	0D	0x04	
14	0E	0x07	
15	0F	0x00	
16	10	0x00	EQ CHB0 = 00
17	11	0xAB	VOD CHB0 = 1.0 V
18	12	0x00	DEM CHB0 = 0 (0 dB)
19	13	0x00	EQ CHB1 = 00
20	14	0x0A	VOD CHB1 = 1.0 V
21	15	0xB0	$DEM CHB1 = 0 \ (0 \ dB)$
22	16	0x00	
23	17	0x00	EQ CHB2 = 00
24	18	0xAB	VOD CHB2 = 1.0 V
25	19	0x00	DEM CHB2 = 0 (0 dB)
26	10	0x00	EQ CHB3 = 00
27	1B	0x0A	VOD CHB3 = 1.0 V
28	10 1C	0xB0	DEM CHB3 = 0 (0 dB)
29	10 1D	0x01	
30	15 1E	0x80	
31	1E	0x80	EQ CHA0 = 00
31	20	0x56	VOD CHA0 = 1.0 V
33	20	0x58	VOD CHAO = 1.0 V DEM CHAO = 0 (0 dB)
33	21	0x00	EQ CHA1 = 00
34	22	0x00	VOD CHA1 = 1.0 V
36	23	0x15 0x60	DEM CHA1 = 0 (0 dB)
36	24 25	0x60 0x00	
37	25	0x00 0x01	EQ CHA2 = 00
39	27	0x56	VOD CHA2 = 1.0 V DEM CHA2 = 0 (0 dB)
40	28	0x00	
41	29	0x00	
42	2A	0x15	
43	2B	0x60	DEM CHA3 = 0 (0 dB)
44	2C	0x00	
45	2D	0x00	
46	2E	0x54	

Table 8. Example of EEPROM for Four Devices Using Two Address Maps (continued)

EEPROM Address	EPROM Address Address (Hex) EEPROM Data		Comments				
47	2F	0x54	End Device 0, 1 - Address Offset 39				
48	30	0x00	Begin Device 2, 3 - Address Offset 3				
49	31	0x00					
50	32	0x04					
51	33	0x07					
52	34	0x00					
53	35	0x00	EQ CHB0 = 00				
54	36	0xAB	VOD CHB0 = 1.0 V				
55	37	0x00	DEM CHB0 = 0 (0 dB)				
56	38	0x00	EQ CHB1 = 00				
57	39	0x0A	VOD CHB1 = 1.0 V				
58	ЗA	0xB0	$DEM \ CHB1 = 0 \ (0 \ dB)$				
59	3B	0x00					
60	3C	0x00	EQ CHB2 = 00				
61	3D	0xAB	VOD CHB2 = 1.0 V				
62	3E	0x00	$DEM CHB2 = 0 \ (0 \ dB)$				
63	3F	0x00	EQ CHB3 = 00				
64	40	0x0A	VOD CHB3 = 1.0 V				
65	41	0xB0	DEM CHB3 = 0 (0 dB)				
66	42	0x01					
67	43	0x80					
68	44	0x01	EQ CHA0 = 00				
69	45	0x56	VOD CHA0 = 1.0 V				
70	46	0x00	$DEM \ CHA0 = 0 \ (0 \ dB)$				
71	47	0x00	EQ CHA1 = 00				
72	48	0x15	VOD CHA1 = 1.0 V				
73	49	0x60	DEM CHA1 = 0 (0 dB)				
74	4A	0x00					
75	4B	0x01	EQ CHA2 = 00				
76	4C	0x56	VOD CHA2 = 1.0 V				
77	4D	0x00	DEM CHA2 = 0 (0 dB)				
78	4E	0x00	EQ CHA3 = 00				
79	4F	0x15	VOD CHA3 = 1.0 V				
80	50	0x60	DEM CHA3 = 0 (0 dB)				
81	51	0x00					
82	52	0x00					
83	53	0x54					
84	54	0x54	End Device 2, 3 - Address Offset 39				

NOTE: CRC_EN = 0, Address Map = 1, >256 byte = 0, Device Count[3:0] = 3. This example has all 8 channels set to EQ = 00 (min boost), VOD = 1.0 V, DEM = 0 (0 dB) and multiple device can point to the same address map. Maximum EEPROM size is 8kbits (1024 x 8-bits).

8.5.2 Transfer of Data Via the SMBus

During normal operation the data on SDA must be stable during the time when SCL is High.

There are three unique states for the SMBus:

START: A High-to-Low transition on SDA while SCL is High indicates a message START condition.



STOP: A Low-to-High transition on SDA while SCL is High indicates a message STOP condition.

IDLE: If SCL and SDA are both High for a time exceeding t_{BUF} from the last detected STOP condition or if they are High for a total exceeding the maximum specification for t_{HIGH} then the bus will transfer to the IDLE state.

8.5.3 System Management Bus (SMBus) and Configuration Registers

The System Management Bus interface is compatible to SMBus 2.0 physical layer specification. ENSMB = $1 \text{ k}\Omega$ to VDD to enable SMBus slave mode and allow access to the configuration registers.

The DS125BR800 has the AD[3:0] inputs in SMBus mode. These pins are the user set SMBUS slave address inputs. The AD[3:0] pins have internal pull-down. When left floating or pulled low the AD[3:0] = 0000'b, the device default address byte is 0xB0. Based on the SMBus 2.0 specification, the DS125BR800 has a 7-bit slave address. The LSB is set to 0'b (for a WRITE). The device supports up to 16 address byte, which can be set with the AD[3:0] inputs. Table 9 shows the 16 addresses.

AD[3:0] Settings	Address Bytes (HEX)
0000	B0
0001	B2
0010	B4
0011	B6
0100	B8
0101	BA
0110	BC
0111	BE
1000	CO
1001	C2
1010	C4
1011	C6
1100	C8
1101	CA
1110	CC
1111	CE

Table 9.	Device	Slave	Address	Bvtes
		0.0.0		_,

The SDA, SCL pins are 3.3 V tolerant, but are not 5 V tolerant. External pull-up resistor is required on the SDA. The resistor value can be from 1 k Ω to 5 k Ω depending on the voltage, loading and speed. The SCL may also require an external pull-up resistor and it depends on the Host that drives the bus.

8.5.4 SMBus Transactions

The device supports WRITE and READ transactions. See Table 10 for register address, type (Read/Write, Read Only), default value and function information.

8.5.5 Writing a Register

To write a register, the following protocol is used (see SMBus 2.0 specification).

- 1. The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.
- 2. The Device (Slave) drives the ACK bit ("0").
- 3. The Host drives the 8-bit Register Address.
- 4. The Device drives an ACK bit ("0").
- 5. The Host drive the 8-bit data byte.
- 6. The Device drives an ACK bit ("0").
- 7. The Host drives a STOP condition.

The WRITE transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur.

SNLS426E - AUGUST 2012 - REVISED JANUARY 2015



www.ti.com

8.5.6 Reading a Register

To read a register, the following protocol is used (see SMBus 2.0 specification).

- 1. The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.
- 2. The Device (Slave) drives the ACK bit ("0").
- 3. The Host drives the 8-bit Register Address.
- 4. The Device drives an ACK bit ("0").
- 5. The Host drives a START condition.
- 6. The Host drives the 7-bit SMBus Address, and a "1" indicating a READ.
- 7. The Device drives an ACK bit "0".
- 8. The Device drives the 8-bit data value (register contents).
- 9. The Host drives a NACK bit "1"indicating end of the READ transfer.
- 10. The Host drives a STOP condition.

The READ transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur.



8.6 Register Maps

Table 10. SMBUS Slave Mode Register Map

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x00	Device Address	7	Reserved	R/W	0x00		Set bit to 0.
	Observation	6:3	Address Bit AD[3:0]	R			Observation of AD[3:0] bit [6]: AD3 [5]: AD2 [4]: AD1 [3]: AD0
		2	EEPROM Read Done	R			1: Device completed the read from external EEPROM.
		1:0	Reserved	R/W			Set bits to 0.
0x01	PWDN Channels	7:0	PWDN CHx	R/W	0x00	Yes	Power Down per Channel [7]: CH7 – CHA_3 [6]: CH6 – CHA_2 [5]: CH5 – CHA_1 [4]: CH4 – CHA_0 [3]: CH3 – CHB_3 [2]: CH2 – CHB_2 [1]: CH1 – CHB_1 [0]: CH0 – CHB_0 0x00 = all channels enabled 0xFF = all channels disabled Note: override PWDN pin.
0x02	Override	7:1	Reserved	R/W	0x00		Set bits to 0.
	PWDN Control	0	Override PWDN			Yes	1: Block PWDN pin control 0: Allow PWDN pin control
0x03	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x04	Reserved	7:0	Reserved	R/W	0x00	Yes	Set bits to 0
0x05	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x05	Reserved	7:0	Reserved	R/W	0x00		Reserved
0x06	Slave Register Control	7:5	Reserved	R/W	0x10		Set bits to 0.
		4	Reserved			Yes	Set bit to 1.
		3	Register Enable				1 = Enable SMBus Register Control 0 = Disable SMBus Register Control Note: In order to change VOD, DEM, and EQ of the channels in slave mode, this bit must be set to 1.
		2:0	Reserved]			Set bits to 0.
0x07	Digital Reset and Control	7	Reserved	R/W	0x01		Set bit to 0.
		6	Reset Registers	1			Self clearing bit, set to 1 to reset the register to default values
		5	Reset SMBus Master	1			Self clearing reset to SMBus master state machine
		4:0	Reserved	1			Set bits to 0 0001'b.

Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x08	Override	7	Reserved	R/W	0x00		Set bit to 0.
	Pin Control	6	Override SD_TH			Yes	1: Block SD_TH pin control 0: Allow SD_TH pin control
		5	Reserved			Yes	Set bit to 0.
		4	Override IDLE			Yes	1: IDLE control by registers 0: IDLE control by signal detect
		3	Override RXDET			Yes	1: Block RXDET pin control 0: Allow RXDET pin control
		2	Override MODE			Yes	1: Block MODE pin control 0: Allow MODE pin control
		1	Reserved				Set bit to 0.
		0	Reserved				Set bit to 0.
0x09	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x0A	Signal Detect Monitor	7:0	SD_TH Status	R	0x00		CH7 - CH0 Internal Signal Detector Indicator [7]: CH7 - CHA_3 [6]: CH6 - CHA_2 [5]: CH5 - CHA_1 [4]: CH4 - CHA_0 [3]: CH3 - CHB_3 [2]: CH2 - CHB_2 [1]: CH1 - CHB_1 [0]: CH0 - CHB_0 0 = Signal detected at input (active data) 1 = Signal not detected at input (idle state) NOTE: These bits only function when RATE pin = FLOAT
0x0B	Reserved	7	Reserved	R/W	0x00		Set bits to 0
		6:0	Reserved	R/W	0x70	Yes	Set bits to 111 0000'b
0x0C	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x0D	CH0 - CHB0	7:3	Reserved	R/W	0x00		Set bits to 0.
	Signal Detect	2	SD Reset				1: Force signal detect "off" 0: Normal operation
		1	SD Preset				1: Force signal detect "on" 0: Normal operation
		0	Reserved				Set bit to 0.



Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x0E	CH0 - CHB0	7:6	Reserved	R/W	0x00		Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: override IDLE control.
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: override IDLE control.
		3:2	RXDET			Yes	00: Input is high-z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is high-z until detection; once detected input termination is 50 Ω 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is high-z until detection; once detected input termination is 50 Ω 11: Input is 50 Ω Note: override RXDET pin.
		1:0	Reserved				Set bits to 0.
0x0F	CH0 - CHB0 EQ	7:0	EQ Control	R/W	0x2F	Yes	IB0 EQ Control - total of 256 levels. See Table 2.
0x10	CH0 - CHB0 VOD	7	Short Circuit Protection	n R/W	0xAD	Yes	 Enable the short circuit protection Disable the short circuit protection
		6	MODE_SEL			Yes	1: PCIe Gen-1 or PCIe Gen-2 0: PCIe Gen-3 Note: override the MODE pin.
		5:3	Reserved			Yes	Set bits to default value - 101.
		2:0	VOD Control			Yes	OB0 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V



Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x11	CH0 - CHB0 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH0 - CHB0. 1: RX = detected 0: RX = not detected
		6:5	MODE_DET STATUS	R			Observation bit for MODE_DET CH0 - CHB0. 00: PCIe Gen-1 (2.5G) 01: PCIe Gen-2 (5G) 11: PCIe Gen-3 (8G+) Note: Only functions when MODE Pin = Automatic
		4:3	Reserved	R/W			Set bits to 0.
		2:0	DEM Control	R/W		Yes	OB0 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x12	CH0 - CHB0	7:4	Reserved	R/W	0x00		Set bits to 0.
	IDLE Threshold	3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: override the SD_TH pin.
		1:0	IDLE thd	_		Yes	De-Assert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: override the SD_TH pin.
0x13	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x14	CH1 - CHB1	7:3	Reserved	R/W	0x00		Set bits to 0.
	Signal Detect	2	SD Reset				1: Force signal detect "off" 0: Normal operation
		1	SD Preset				1: Force signal detect "on" 0: Normal operation
		0	Reserved				Set bit to 0.



Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x15	CH1 - CHB1	7:6	Reserved	R/W	0x00		Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: override IDLE control.
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: override IDLE control.
		3:2	RXDET			Yes	00: Input is high-z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is high-z until detection; once detected input termination is 50 Ω 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is high-z until detection; once detected input termination is 50 Ω 11: Input is 50 Ω Note: override RXDET pin.
		1:0	Reserved				Set bits to 0.
0x16	CH1 - CHB1 EQ	7:0	EQ Control	R/W	0x2F	Yes	IB1 EQ Control - total of 256 levels. See Table 2.
0x17	CH1 - CHB1 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	 Enable the short circuit protection Disable the short circuit protection
		6	MODE_SEL			Yes	1: PCIe Gen-1 or PCIe Gen-2 0: PCIe Gen-3 Note: override the MODE pin.
		5:3	Reserved			Yes	Set bits to default value - 101.
		2:0	VOD Control			Yes	OB1 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V



Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x18	CH1 - CHB1 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH1 - CHB1. 1: RX = detected 0: RX = not detected
		6:5	MODE_DET STATUS	R			Observation bit forMODE_DET CH1 - CHB1. 00: PCIe Gen-1 (2.5G) 01: PCIe Gen-2 (5G) 11: PCIe Gen-3 (8G+) Note: Only functions when MODE Pin = Automatic
		4:3	Reserved	R/W			Set bits to 0.
		2:0	DEM Control	R/W		Yes	OB1 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x19	CH1 - CHB1	7:4	Reserved	R/W	0x00		Set bits to 0.
	IDLE Threshold	3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 00 mVp-p

0x19 CH1 - CHB1	7:4	Reserved	R/W	0x00		Set bits to 0.		
	IDLE Threshold	3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: override the SD_TH pin.	
		1:0	IDLE thd			Yes	De-Assert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: override the SD_TH pin.	
0x1A	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0	
0x1B	CH2 - CHB2	7:3	Reserved	R/W	0x00		Set bits to 0.	
	Signal Detect	2	SD Reset				1: Force signal detect "off" 0: Normal operation	
		1	SD Preset				1: Force signal detect "on" 0: Normal operation	
		0	Reserved				Set bit to 0.	



Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x1C	CH2 - CHB2	7:6	Reserved	R/W	0x00		Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: override IDLE control.
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: override IDLE control.
		3:2	RXDET			Yes	00: Input is high-z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is high-z until detection; once detected input termination is 50 Ω 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is high-z until detection; once detected input termination is 50 Ω 11: Input is 50 Ω Note: override RXDET pin.
		1:0	Reserved				Set bits to 0.
0x1D	CH2 - CHB2 EQ	7:0	EQ Control	R/W	0x2F	Yes	IB2 EQ Control - total of 256 levels. See Table 2.
0x1E	CH2 - CHB2 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	 Enable the short circuit protection Disable the short circuit protection
		6	MODE_SEL			Yes	1: PCIe Gen-1 or PCIe Gen-2 0: PCIe Gen-3 Note: override the MODE pin.
		5:3	Reserved			Yes	Set bits to default value - 101.
		2:0	VOD Control			Yes	OB2 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V



Register Maps (continued)

Table 10. SMBUS Slave Mode Register Map (continued)	
---	--

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x1F	CH2 - CHB2 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH2 - CHB2. 1: RX = detected 0: RX = not detected
		6:5	MODE_DET STATUS	R			Observation bit for MODE_DET CH2 - CHB2. 00: PCIe Gen-1 (2.5G) 01: PCIe Gen-2 (5G) 11: PCIe Gen-3 (8G+) Note: Only functions when MODE Pin = Automatic
		4:3	Reserved	R/W			Set bits to 0.
		2:0	DEM Control	R/W		Yes	OB2 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x20	CH2 - CHB2		Reserved	R/W	0x00		Set bits to 0.
	IDLE Threshold	3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: override the SD_TH pin.
		1:0	IDLE thd	-		Yes	De-Assert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: override the SD_TH pin.
0x21	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x22	CH3 - CHB3	7:3	Reserved	R/W	0x00		Set bits to 0.
	Signal Detect	2	SD Reset				1: Force signal detect "off" 0: Normal operation
		1	SD Preset				1: Force signal detect "on" 0: Normal operation
		0	Reserved				Set bit to 0.



Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x23	CH3 - CHB3	7:6	Reserved	R/W	0x00		Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: override IDLE control.
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: override IDLE control.
		3:2	RXDET			Yes	00: Input is high-z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is high-z until detection; once detected input termination is 50 Ω 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is high-z until detection; once detected input termination is 50 Ω 11: Input is 50 Ω Note: override RXDET pin.
		1:0	Reserved				Set bits to 0.
0x24	CH3 - CHB3 EQ	7:0	EQ Control	R/W	0x2F	Yes	IB3 EQ Control - total of 256 levels. See Table 2.
0x25	CH3 - CHB3 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	 Enable the short circuit protection Disable the short circuit protection
		6	MODE_SEL			Yes	1: PCIe Gen-1 or PCIe Gen-2 0: PCIe Gen-3 Note: override the MODE pin.
		5:3	Reserved			Yes	Set bits to default value - 101.
		2:0	VOD Control			Yes	OB0 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V



Register Maps (continued)

Table 10. SMBUS Slave	Mode Register	Map (continued)
-----------------------	---------------	-----------------

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x26	CH3 - CHB3 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH3 - CHB3. 1: RX = detected 0: RX = not detected
		6:5	MODE_DET STATUS	R			Observation bit for MODE_DET CH3 - CHB3. 00: PCIe Gen-1 (2.5G) 01: PCIe Gen-2 (5G) 11: PCIe Gen-3 (8G+) Note: Only functions when MODE Pin = Automatic
		4:3	Reserved	R/W			Set bits to 0.
		2:0	DEM Control	R/W		Yes	OB3 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x27	CH3 - CHB3	7:4	Reserved	R/W	0x00		Set bits to 0.
	IDLE Threshold	3:2	IDLE tha	_		Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: override the SD_TH pin.
		1:0	IDLE thd			Yes	De-Assert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: override the SD_TH pin.
0x28	Signal Detect Control	7:6	Reserved	R/W	0x0C		Set bits to 0.
		5:4	High IDLE			Yes	Enable higher range of Signal Detect Thresholds [5]: CH0 - CH3 [4]: CH4 -CH7
		3:2	Fast IDLE			Yes	Enable Fast OOB response [3]: CH0 - CH3 [2]: CH4 -CH7
		1:0	Reduced SD Gain			Yes	Enable reduced Signal Detect Gain [1]: CH0 - CH3 [0]: CH4 -CH7
0x29	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0



Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x2A	CH4 - CHA0	7:3	Reserved	R/W	0x00		Set bits to 0.
	Signal Detect	2	SD Reset				1: Force signal detect "off" 0: Normal operation
		1	SD Preset				1: Force signal detect "on" 0: Normal operation
		0	Reserved				Set bit to 0.
0x2B	CH4 - CHA0	7:6	Reserved	R/W	0x00		Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: override IDLE control.
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: override IDLE control.
		3:2	RXDET			Yes	00: Input is high-z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is high-z until detection; once detected input termination is 50 Ω 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is high-z until detection; once detected input termination is 50 Ω 11: Input is 50 Ω Note: override RXDET pin.
		1:0	Reserved				Set bits to 0.
0x2C	CH4 - CHA0 EQ	7:0	EQ Control	R/W	0x2F	Yes	IA0 EQ Control - total of 256 levels. See Table 2.
0x2D	CH4 - CHA0 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	 Enable the short circuit protection Disable the short circuit protection
		6	MODE_SEL			Yes	1: PCle Gen-1 or PCle Gen-2 0: PCle Gen-3 Note: override the MODE pin.
		5:3	Reserved			Yes	Set bits to default value - 101.
		2:0	VOD Control			Yes	OA0 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V



Register Maps (continued)

Table 10. SMBUS Slave Mode Register Map (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x2E	CH4 - CHA0 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH4 - CHA0. 1: RX = detected 0: RX = not detected
		6:5	MODE_DET STATUS	R			Observation bit for MODE_DET CH4 - CHA0. 00: PCIe Gen-1 (2.5G) 01: PCIe Gen-2 (5G) 11: PCIe Gen-3 (8G+) Note: Only functions when MODE Pin = Automatic
		4:3	Reserved	R/W			Set bits to 0.
		2:0	DEM Control	R/W		Yes	OA0 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x2F	CH4 - CHA0 IDLE Threshold	7:4	Reserved	R/W	0x00		Set bits to 0.
		3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: override the SD_TH pin.
		1:0	IDLE thd			Yes	De-Assert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: override the SD_TH pin.
0x30	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x31	CH5 - CHA1 Signal Detect	7:3	Reserved	R/W	0x00		Set bits to 0.
		2	SD Reset				1: Force signal detect "off" 0: Normal operation
		1	SD Preset				1: Force signal detect "on" 0: Normal operation
		0	Reserved				Set bit to 0.



Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x32	CH5 - CHA1	7:6	Reserved	R/W	0x00		Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: override IDLE control.
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: override IDLE control.
		3:2	RXDET			Yes	00: Input is high-z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is high-z until detection; once detected input termination is 50 Ω 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is high-z until detection; once detected input termination is 50 Ω 11: Input is 50 Ω Note: override RXDET pin.
		1:0	Reserved				Set bits to 0.
0x33	CH5 - CHA1 EQ	7:0	EQ Control	R/W	0x2F	Yes	IA1 EQ Control - total of 256 levels. See Table 2.
0x34	CH5 - CHA1 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	 Enable the short circuit protection Disable the short circuit protection
		6	MODE_SEL			Yes	1: PCIe Gen-1 or PCIe Gen-2 0: PCIe Gen-3 Note: override the MODE pin.
		5:3	Reserved			Yes	Set bits to default value - 101.
		2:0	VOD Control			Yes	OA1 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V



Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x35	CH5 - CHA1 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH5 - CHA1. 1: RX = detected 0: RX = not detected
		6:5	MODE_DET STATUS	R			Observation bit for MODE_DET CH5 - CHA1. 00: PCIe Gen-1 (2.5G) 01: PCIe Gen-2 (5G) 11: PCIe Gen-3 (8G+) Note: Only functions when MODE Pin = Automatic
		4:3	Reserved	R/W			Set bits to 0.
		2:0	DEM Control	R/W		Yes	OA1 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x36	CH5 - CHA1	7:4	Reserved	R/W	0x00		Set bits to 0.
	IDLE Threshold	3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: override the SD_TH pin.
		1:0	IDLE thd			Yes	De-Assert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: override the SD_TH pin.
0x37	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x38	CH6 - CHA2	7:3	Reserved	R/W	0x00		Set bits to 0.
	Signal Detect	2	SD Reset				1: Force signal detect "off" 0: Normal operation
		1	SD Preset				1: Force signal detect "on" 0: Normal operation
		0	Reserved				Set bit to 0.



Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x39	CH6 - CHA2	7:6	Reserved	R/W	0x00		Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: override IDLE control.
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: override IDLE control.
		3:2	RXDET			Yes	00: Input is high-z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is high-z until detection; once detected input termination is 50 Ω 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is high-z until detection; once detected input termination is 50 Ω 11: Input is 50 Ω Note: override RXDET pin.
		1:0	Reserved				Set bits to 0.
0x3A	CH6 - CHA2 EQ	7:0	EQ Control	R/W	0x2F	Yes	IA2 EQ Control - total of 256 levels. See Table 2.
0x3B	CH6 - CHA2 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	 Enable the short circuit protection Disable the short circuit protection
		6	MODE_SEL			Yes	1: PCIe Gen-1 or PCIe Gen-2 0: PCIe Gen-3 Note: override the MODE pin.
		5:3	Reserved			Yes	Set bits to default value - 101.
		2:0	VOD Control			Yes	OA2 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V



Register Maps (continued)

Table 10. SMB	US Slav	ve Mode Ro	egister Map (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x3C	CH6 - CHA2 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH6 - CHA2. 1: RX = detected 0: RX = not detected
		6:5	MODE_DET STATUS	R			Observation bit for MODE_DET CH6 - CHA2. 00: PCIe Gen-1 (2.5G) 01: PCIe Gen-2 (5G) 11: PCIe Gen-3 (8G+) Note: Only functions when MODE Pin = Automatic
		4:3	Reserved	R/W			Set bits to 0.
		2:0	DEM Control	R/W		Yes	OA2 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x3D	CH6 - CHA2	7:4	Reserved	R/W	0x00		Set bits to 0.
	IDLE Threshold	3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: override the SD_TH pin.
		1:0	IDLE thd			Yes	De-Assert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: override the SD_TH pin.
0x3E	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x3F	CH0 - CHB0	7:3	Reserved	R/W	0x00		Set bits to 0.
	Signal Detect	2	SD Reset				1: Force signal detect "off" 0: Normal operation
		1	SD Preset				1: Force signal detect "on" 0: Normal operation
		0	Reserved				Set bit to 0.



Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x40	CH7 - CHA3	7:6	Reserved	R/W	0x00		Set bits to 0.
	IDLE, RXDET	5	IDLE_AUTO			Yes	1 = Allow IDLE_SEL control in bit 4 0 = Automatic IDLE detect Note: override IDLE control.
		4	IDLE_SEL			Yes	1: Output is MUTED (electrical idle) 0: Output is ON Note: override IDLE control.
		3:2	RXDET			Yes	00: Input is high-z impedance 01: Auto RX-Detect, outputs test every 12 ms for 600 ms (50 times) then stops; termination is high-z until detection; once detected input termination is 50 Ω 10: Auto RX-Detect, outputs test every 12 ms until detection occurs; termination is high-z until detection; once detected input termination is 50 Ω 11: Input is 50 Ω Note: override RXDET pin.
		1:0	Reserved				Set bits to 0.
0x41	CH7 - CHA3 EQ	7:0	EQ Control	R/W	0x2F	Yes	IA3 EQ Control - total of 256 levels. See Table 2.
0x42	CH7 - CHA3 VOD	7	Short Circuit Protection	R/W	0xAD	Yes	 Enable the short circuit protection Disable the short circuit protection
		6	MODE_SEL			Yes	1: PCIe Gen-1 or PCIe Gen-2 0: PCIe Gen-3 Note: override the MODE pin.
		5:3	Reserved			Yes	Set bits to default value - 101.
		2:0	VOD Control			Yes	OA3 VOD Control 000: 0.7 V 001: 0.8 V 010: 0.9 V 011: 1.0 V 100: 1.1 V 101: 1.2 V (default) 110: 1.3 V 111: 1.4 V



Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x43	CH7 - CHA3 DEM	7	RXDET STATUS	R	0x02		Observation bit for RXDET CH7 - CHA3. 1: RX = detected 0: RX = not detected
		6:5	MODE_DET STATUS	R			Observation bit for MODE_DET CH7 - CHA3. 00: PCIe Gen-1 (2.5G) 01: PCIe Gen-2 (5G) 11: PCIe Gen-3 (8G+) Note: Only functions when MODE Pin = Automatic
		4:3	Reserved	R/W			Set bits to 0.
		2:0	DEM Control	R/W		Yes	OA3 DEM Control 000: 0 dB 001: -1.5 dB 010: -3.5 dB (default) 011: -5 dB 100: -6 dB 101: -8 dB 110: -9 dB 111: -12 dB
0x44	CH7 - CHA3	7:4	Reserved	R/W	0x00		Set bits to 0.
	IDLE Threshold	3:2	IDLE tha			Yes	Assert threshold 00 = 180 mVp-p (default) 01 = 160 mVp-p 10 = 210 mVp-p 11 = 190 mVp-p Note: override the SD_TH pin.
		1:0	IDLE thd			Yes	De-Assert threshold 00 = 110 mVp-p (default) 01 = 100 mVp-p 10 = 150 mVp-p 11 = 130 mVp-p Note: override the SD_TH pin.
0x45	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x46	Reserved	7:0	Reserved	R/W	0x38		Set bits to 0x38
0x47	Reserved	7:4	Reserved	R/W	0x00		Set bits to 0
		3:0	Reserved	R/W		Yes	Set bits to 0
0x48	Reserved	7:6	Reserved	R/W	0x05	Yes	Set bits to 0
		5:0	Reserved	R/W			Set bits to 00 0101'b
0x49	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x4A	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x4B	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0



Register Maps (continued)

Address	Register Name	Bit	Field	Туре	Default	EEPROM Bit	Description
0x4C	Reserved	7:3	Reserved	R/W	0x00	Yes	Set bits to 0
		2:1	Reserved	R/W			Set bits to 0
		0	Reserved	R/W		Yes	Set bits to 0
0x4D	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x4E	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x4F	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x50	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x51	Device ID	7:5	VERSION	R	0x45		010'b
		4:0	ID				00101'b
0x52	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x53	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x54	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x55	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x56	Reserved	7:0	Reserved	R/W	0x10		Set bits to 0x10
0x57	Reserved	7:0	Reserved	R/W	0x64		Set bits to 0x64
0x58	Reserved	7:0	Reserved	R/W	0x21		Set bits to 0x21
0x59	Reserved	7:1	Reserved	R/W	0x00		Set bits to 0
		0	Reserved			Yes	Set bit to 0
0x5A	Reserved	7:0	Reserved	R/W	0x54	Yes	Set bits to 0x54
0x5B	Reserved	7:0	Reserved	R/W	0x54	Yes	Set bits to 0x54
0x5C	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x5D	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x5E	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x5F	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x60	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0
0x61	Reserved	7:0	Reserved	R/W	0x00		Set bits to 0



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DS125BR800 is a high performance circuit capable of delivering excellent performance. Careful attention must be paid to the details associated with high-speed design as well as providing a clean power supply. Refer to *Layout Guidelines* and the *LVDS Owner's Manual*, SNLA187, for more detailed information on high speed design tips to address signal integrity design issues.

9.2 Typical Application




Figure 9. Typical Application

9.2.1 Design Requirements

As with any high speed design, there are many factors which influence the overall performance. Below are a list of critical areas for consideration and study during design.

- Use 100 Ω impedance traces. Generally these are very loosely coupled to ease routing length differences.
- Place AC-coupling capacitors near to the receiver end of each channel segment to minimize reflections.
- The maximum body size for AC-coupling capacitors is 0402.
- Back-drill connector vias and signal vias to minimize stub length.
- Use Reference plane vias to ensure a low inductance path for the return current.

9.2.2 Detailed Design Procedure

The DS125BR800 is designed to be placed at a location where the input CTLE can help to compensate for a portion of the overall channel attenuation. In order to optimize performance, the repeater requires tuning to extend the reach of the cable or trace length while also recovering a solid eye opening. To tune the repeater, the settings mentioned in Table 2 and Table 3 (for Pin Mode) are recommended as a default starting point for most applications. Once these settings are configured, additional tuning of the EQ and, to a lesser extent, VOD may be required to optimize the repeater performance for each specific application environment. Examples of the repeater performance as a generic high speed datapath repeater are illustrated in the performance curves in the next section.



Typical Application (continued)







Figure 11. Test Setup Connections Diagram

9.2.3 Application Curves




DS125BR800

SNLS426E - AUGUST 2012 - REVISED JANUARY 2015




www.ti.com

Typical Application (continued)





Typical Application (continued)



10 Power Supply Recommendations

10.1 3.3-V or 2.5-V Supply Mode Operation

The DS125BR800 has an optional internal voltage regulator to provide the 2.5-V supply to the device. In 3.3-V mode operation, the VIN pin = 3.3 V is used to supply power to the device. The internal regulator will provide the 2.5 V to the VDD pins of the device and a 0.1- μ F cap is needed at each of the 5 VDD pins for power supply decoupling (total capacitance should be ≤0.5 μ F), and the VDD pins should be left open. The VDD_SEL pin must be tied to GND to enable the internal regulator. In 2.5-V mode operation, the VIN pin should be left open and 2.5-V supply must be applied to the 5 VDD pins to power the device. The VDD_SEL pin must be left open (no connect) to disable the internal regulator.

The DS125BR800 has an optional internal voltage regulator to provide the 2.5 V supply to the device. In 3.3-V Mode operation, the VIN pin = 3.3 V is used to supply power to the device. The internal regulator will provide the 2.5 V to the VDD pins of the device and a 0.1- μ F cap is needed at each of the 5 VDD pins for power supply decoupling (total capacitance should be ≤0.5 μ F), and the VDD pins should be left open. The VDD_SEL pin must be tied to GND to enable the internal regulator. In 2.5-V Mode operation, the VIN pin should be left open and 2.5-V supply must be applied to the 5 VDD pins to power the device. The VDD_SEL pin must be left open (no connect) to disable the internal regulator.




Figure 26. 3.3-V or 2.5-V Supply Connection Diagram



10.2 Power Supply Bypassing

Two approaches are recommended to ensure that the DS125BR800 is provided with an adequate power supply. First, the supply (VDD) and ground (GND) pins should be connected to power planes routed on adjacent layers of the printed circuit board. The layer thickness of the dielectric should be minimized so that the VDD and GND planes create a low inductance supply with distributed capacitance. Second, careful attention to supply bypassing through the proper use of bypass capacitors is required. A 0.1-µF bypass capacitor should be connected to each VDD pin such that the capacitor is placed as close as possible to the DS125BR800. Smaller body size capacitors can help facilitate proper component placement. Additionally, capacitor with capacitance in the range of 1 µF to 10 µF should be incorporated in the power supply bypassing design as well. These capacitors can be either tantalum or an ultra-low ESR ceramic.

11 Layout

11.1 Layout Guidelines

The CML inputs and LPDS outputs have been optimized to work with interconnects using a controlled differential impedance of $85 - 100 \Omega$. It is preferable to route differential lines exclusively on one layer of the board, particularly for the input traces. The use of vias should be avoided if possible. If vias must be used, they should be used sparingly and must be placed symmetrically for each side of a given differential pair. Whenever differential vias are used the layout must also provide for a low inductance path for the return currents as well. Route the differential signals away from other signals and noise sources on the printed circuit board. See AN-1187 for additional information on LLP packages.

Figure 27 depicts different transmission line topologies which can be used in various combinations to achieve the optimal system performance. Impedance discontinuities at the differential via can be minimized or eliminated by increasing the swell around each hole and providing for a low inductance return current path. When the via structure is associated with thick backplane PCB, further optimization such as back drilling is often used to reduce the deterimential high frequency effects of stubs on the signal path.

SNLS426E - AUGUST 2012 - REVISED JANUARY 2015



www.ti.com

11.2 Layout Example




Figure 27. Typical Routing Options



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

- Absolute Maximum Ratings for Soldering, SNOA549
- LVDS Owner's Manual, SNLA187
- Understanding EEPROM Programming for High Speed Repeaters and Mux Buffers, SNLA228

12.2 Trademarks

All trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



9-Sep-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DS125BR800SQ/NOPB	ACTIVE	WQFN	NJY	54	2000	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		DS125BR800SQ	Samples
DS125BR800SQE/NOPB	ACTIVE	WQFN	NJY	54	250	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		DS125BR800SQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



9-Sep-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS125BR800SQ/NOPB	WQFN	NJY	54	2000	330.0	16.4	5.8	10.3	1.0	12.0	16.0	Q1
DS125BR800SQE/NOPB	WQFN	NJY	54	250	178.0	16.4	5.8	10.3	1.0	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

20-Sep-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS125BR800SQ/NOPB	WQFN	NJY	54	2000	367.0	367.0	38.0
DS125BR800SQE/NOPB	WQFN	NJY	54	250	210.0	185.0	35.0


NJY0054A

PACKAGE OUTLINE



WQFN

WQFN



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




EXAMPLE BOARD LAYOUT

NJY0054A

WQFN

WQFN



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).




NJY0054A

EXAMPLE STENCIL DESIGN

WQFN

WQFN



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated