

## BCM<sup>®</sup> in a VIA Package Bus Converter

BCM4414xD1E13A2yzz



## Isolated Fixed-Ratio DC-DC Converter

#### **Features & Benefits**

- Up to 125A continuous low voltage side current
- Fixed transformation ratio (K) of 1/32
- Up to 711W/in<sup>3</sup> power density
- 97.1% peak efficiency
- Built-in EMI filtering and inrush limiting circuit
- Parallel operation for multi-kW arrays
- OV, OC, UV, short circuit and thermal protection
- 4414 package
- High MTBF
- Thermally enhanced VIA package
- PMBus™ [1] management interface
- Suitable for Hot-Swap applications

#### **Typical Applications**

- 380V<sub>DC</sub> Power Distribution
- Information and Communication Technology (ICT) Equipment
- High End Computing Systems
- Automated Test Equipment
- Industrial Systems
- High Density Energy Systems
- Transportation
- Green Buildings and Microgrids

Product Ratings						
V <sub>HI</sub> = 384V (260 – 410V)	$I_{LO}$ = up to 125A					
V <sub>LO</sub> = 12V (8.1 – 12.8V) (NO LOAD)	K = 1/32					

#### **Product Description**

The BCM4414xD1E13A2yzz in a VIA package is a high efficiency Bus Converter, operating from a 260 to  $410V_{DC}$  high voltage bus to deliver an isolated 8.1 to  $12.8V_{DC}$  unregulated, low voltage.

This unique ultra-low profile module incorporates DC-DC conversion, integrated filtering and PMBus™ commands and controls in a chassis or PCB mount form factor.

The BCM offers low noise, fast transient response and industry leading efficiency and power density. A low voltage side referenced PMBus™ compatible telemetry and control interface provides access to the BCM's configuration, fault monitoring, and other telemetry functions.

Leveraging the thermal and density benefits of Vicor's VIA packaging technology, the BCM module offers flexible thermal management options with very low top and bottom side thermal impedances.

When combined with downstream Vicor DC-DC conversion components and regulators, the BCM allows the Power Design Engineer to employ a simple, low-profile design, which will differentiate the end system without compromising on cost or performance metrics.



Size: 4.35 x 1.40 x 0.37in 110.55 x 35.54 x 9.40mm

## **Part Ordering Information**


Product Function	Package Length	Package Width	Package Type	Max High Side Voltage	High Side Voltage Range Ratio	Max Low Side Voltage	Max Low Side Current	Product Grade (Case Temperature)	Option Field
BCM	44	14	Х	D1	Е	13	A2	у	ZZ
BCM = Bus Converter Module	Length in Inches x 10	Width in Inches x 10	B = Board VIA V = Chassis VIA		Internal Reference		$C = -20 \text{ to } 100^{\circ}C^{[2]}$ $T = -40 \text{ to } 100^{\circ}C^{[2]}$	02 = Chassis/PMBus 06 = Short Pin/PMBus 10 = Long Pin/PMBus	

<sup>[1]</sup> The PMBus name, SMIF, Inc. and logo are trademarks of SMIF, Inc.




<sup>[2]</sup> High temperature current derating may apply; See Figure 1, specified thermal operating area.

## **Typical Applications**




3 phase AC to point of load (3 phase AIM + BCM4414xD1E13A2yzz)




Paralleling BCM in a VIA package – connection to Host PMBus



## **Typical Applications (Cont.)**




BCM4414xD1E13A2yzz at point of load – connection to Host PMBus



BCM4414xD1E13A2yzz direct to load – connection to Host PMBus



## **Pin Configuration**



Note: The dot on the VIA housing indicates the location of the signal pin 9.

## **Pin Descriptions**

Pin Number	Signal Name	Туре	Function
1	+HI	HIGH SIDE POWER	High voltage side positive power terminal
2	–HI	HIGH SIDE POWER RETURN	High voltage side negative power terminal
3, 4	+LO	LOW SIDE POWER	Low voltage side positive power terminal
5	EXT BIAS	INPUT	5V supply input
6	SCL	INPUT	I <sup>2</sup> C Clock, PMBus™ Compatible
7	SDA	INPUT/OUTPUT	I <sup>2</sup> C Data, PMBus Compatible
8	SGND	LOW SIDE SIGNAL RETURN	Signal Ground
9	ADDR	INPUT	Address assignment - Resistor based
10, 11, 12, 13	-LO	LOW SIDE POWER RETURN	Low voltage side negative power terminal

**Notes:** All signal pins (5, 6, 7, 8, 9) are referenced to the low voltage side and isolated from the high voltage side. Keep SGND signal separated from the low voltage side power return terminal (–LO) in electrical design.



## **Absolute Maximum Ratings**

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

Parameter	Comments	Min	Max	Unit
+HI to -HI		-1	480	V
HI_DC or LO_DC Slew Rate	Internal hot-swap circuitry		N/A	V/µs
+LO to –LO		-1	15	V
EXT BIAS to SGND SCL to SGND		-0.3	10	V
			0.15	А
SCL to SGND		-0.3	5.5	V
SDA to SGND		-0.3	5.5	V
ADDR to SGND		-0.3	3.6	V
	Basic insulation (high voltage side to case)	2121		V <sub>DC</sub>
HI_DC or LO_DC Slew Rate  +LO to –LO  EXT BIAS to SGND  SCL to SGND  SDA to SGND	Basic insulation (high voltage side to low voltage side) [1]	2121		V <sub>DC</sub>
	(low voltage side to case)	N/A		V <sub>DC</sub>

<sup>[1]</sup> The absolute maximum rating listed above for the dielectric withstand (high voltage side to the low voltage side) refers to the VIA package. The internal safety approved isolating component (ChiP) provides reinforced insulation (4242V) from the high voltage side to the low voltage side. However, the VIA package itself can only be tested at a basic insulation value (2121V).



## **Electrical Specifications**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{\text{CASE}} \leq 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Attribute Symbol Conditions / Notes		Min	Тур	Max	Unit
General Powe	rtrain Specificat	ion – Forward Direction Operation (High Voltage Side	to Low V	oltage Sid	e)	
HI Side Voltage Range, (Continuous)	$V_{HI\_DC}$		260		410	V
HI Side Voltage Range, (Transient)	V <sub>HI_TRANS</sub>		260		410	V
HI Side Voltage Initialization Threshold	$V_{\mu C\_ACTIVE}$	HI side voltage where internal controller is initialized, (powertrain inactive)			130	V
III S' 1- O ' I S I		Disabled, V <sub>HI_DC</sub> = 384V		2		
HI Side Quiescent Current	I <sub>HI_Q</sub>	T <sub>CASE</sub> ≤ 100°C			4	mA
		$V_{HI\_DC} = 384V$ , $T_{CASE} = 25$ °C		11	15	
Martin I Barra B'adanta		$V_{HI\_DC} = 384V$	5.9		24	
No Load Power Dissipation	P <sub>HI_NL</sub>	V <sub>HI_DC</sub> = 260V to 410V, T <sub>CASE</sub> = 25 °C			16	W
		V <sub>HI_DC</sub> = 260V to 410V			25	
HI Side Inrush Current Peak	I <sub>HI INR PK</sub>	$V_{HI\_DC}$ = 410V, $C_{LO\_EXT}$ = 1000 $\mu$ F, $R_{LOAD\_LO}$ = 25% of full load current		10		А
	111_1111_11	T <sub>CASE</sub> ≤ 100°C			15	
DC HI Side Current	I <sub>HI_IN_DC</sub>	At I <sub>LO_OUT_DC</sub> = 125A, T <sub>CASE</sub> ≤ 90°C			4.1	А
Transformation Ratio	K	High Voltage to Low Voltage, $K = V_{LO\_DC} / V_{HI\_DC}$ , at no load		1/32		V/V
LO Side Current (Continuous)	I <sub>LO_OUT_DC</sub>	T <sub>CASE</sub> ≤ 90°C			125	А
LO Side Current (Pulsed)	I <sub>LO_OUT_PULSE</sub>	2ms pulse, 25% duty cycle, I <sub>LO_OUT_AVG</sub> ≤ 50% rated I <sub>LO_OUT_DC</sub>			167	А
		$V_{HI\_DC} = 384V$ , $I_{LO\_OUT\_DC} = 125A$	96.2	97		
Efficiency (Ambient)	$\eta_{AMB}$	$V_{HI\_DC} = 260V$ to 410V, $I_{LO\_OUT\_DC} = 125A$	95.2			%
		$V_{HI\_DC} = 384V$ , $I_{LO\_OUT\_DC} = 62.5A$	96.5	97.4		
Efficiency (Hot)	$\eta_{HOT}$	$V_{HI\_DC} = 384V$ , $I_{LO\_OUT\_DC} = 125A$ , $T_{CASE} = 85$ °C	95.8	97		%
Efficiency (Over Load Range)	η <sub>20%</sub>	25A < I <sub>LO_OUT_DC</sub> < 125A	95			%
	R <sub>LO_COLD</sub>	$V_{HI\_DC} = 384V$ , $I_{LO\_OUT\_DC} = 125A$ , $T_{CASE} = -40$ °C	1.6	1.9	2.3	
LO Side Output Resistance	R <sub>LO_AMB</sub>	$V_{HI\_DC} = 384V, I_{LO\_OUT\_DC} = 125A$	2.0	2.4	2.8	mΩ
	R <sub>LO_HOT</sub>	V <sub>HI_DC</sub> = 384V, I <sub>LO_OUT_DC</sub> = 125A, T <sub>CASE</sub> = 85°C	2.5	2.8	3.2	
Switching Frequency	F <sub>SW</sub>	LO side voltage ripple frequency = 2x F <sub>SW</sub>	0.95	1.00	1.05	MHz
LO Side Voltage Ripple	$V_{LO\_OUT\_PP}$	$C_{LO\_EXT} = 0\mu F$ , $I_{LO\_OUT\_DC} = 125A$ , $V_{HI\_DC} = 384V$ , 20MHz BW		195		mV
	23_001_11	T <sub>CASE</sub> ≤ 100°C		250		



## **Electrical Specifications (Cont.)**

Specifications apply over all line and load conditions, unless otherwise noted; boldface specifications apply over the temperature range of  $-40^{\circ}\text{C} \le T_{\text{CASE}} \le 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit	
General Powertrain Specification – Forward Direction Operation (High Voltage Side to Low Voltage Side) Cont.							
Effective HI Side Capacitance (Internal)	C <sub>HLINT</sub>	Effective value at 384V <sub>HLDC</sub>		0.4		μF	
Effective LO Side Capacitance (Internal)	C <sub>LO_INT</sub>	Effective value at 12V <sub>LO_DC</sub>		238		μF	
Rated LO Side Capacitance (External)	C <sub>LO_OUT_EXT</sub>	Excessive capacitance may drive module into short circuit protection			1000	μF	
Rated LO Side Capacitance (External), Parallel Array Operation	C <sub>LO_OUT_AEXT</sub>	$C_{LO\_OUT\_AEXT}$ Max = N * 0.5 * $C_{LO\_OUT\_EXT\ MAX}$ , where N = the number of units in parallel					

#### Powertrain Hardware Protection Specification – Forward Direction Operation (High Voltage Side to Low Voltage Side)

- These built-in powertrain protections are fixed in hardware and cannot be configured through PMBus™.
  When duplicated in supervisory limits, hardware protections serve a secondary role and become active when supervisory limits are disabled through PMBus.

Auto Restart Time	t <sub>AUTO_RESTART</sub>	Startup into a persistent fault condition. Non-latching fault detection given $V_{HI\_DC} > V_{HI\_UVLO+}$	290		360	ms
HI Side Overvoltage Lockout Threshold	V <sub>HI_OVLO+</sub>		430	440	450	V
HI Side Overvoltage Recovery Threshold	V <sub>HI_OVLO</sub> -		410	430	440	V
HI Side Overvoltage Lockout Hysteresis	V <sub>HI_OVLO_HYST</sub>			10		V
HI Side Overvoltage Lockout Response Time	t <sub>HI_OVLO</sub>			100		μs
HI Side Soft-Start Time	t <sub>HI_SOFT-START</sub>	From powertrain active. Fast current limit protection disabled during soft-start		1		ms
LO Side Overcurrent Trip Threshold	I <sub>LO_OUT_OCP</sub>		135	170	210	А
LO Side Overcurrent Response Time Constant	t <sub>LO_OUT_OCP</sub>	Effective internal RC filter		3		ms
LO Side Short Circuit Protection Trip Threshold	I <sub>LO_OUT_SCP</sub>		187			А
LO Side Short Circuit Protection Response Time	t <sub>LO_OUT_SCP</sub>			1		μs
Overtemperature Shutdown Threshold	t <sub>OTP+</sub>	Internal	125			°C



## **Electrical Specifications (Cont.)**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{\text{CASE}} \leq 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	e Symbol Conditions / Notes		Min	Тур	Max	Unit
Powertrain Superviso	ory Limits Speci	ification – Forward Direction Operation (High Volta	ge Side to	Low Volta	ge Side)	
<ul><li>These supervisory limits are set in</li><li>When disabled, the powertrain pr</li></ul>	the internal cont otections presen	roller and can be reconfigured or disabled through PMBusted in the previous table will intervene during fault events	5 <sup>TM</sup> .			
HI Side Overvoltage Lockout Threshold	V <sub>HI_OVLO+</sub>		420	434.5	450	V
HI Side Overvoltage Recovery Threshold	V <sub>HI_OVLO</sub> -		405	424	440	V
HI Side Overvoltage Lockout Hysteresis	V <sub>HI_OVLO_HYST</sub>			10.5		V
HI Side Overvoltage Lockout Response Time	t <sub>HI_OVLO</sub>			100		μs
HI Side Undervoltage Lockout Threshold	V <sub>HI_UVLO</sub> -		200	226	250	V
HI Side Undervoltage Recovery Threshold	V <sub>HI_UVLO+</sub>		225	244	259	V
HI Side Undervoltage Lockout Hysteresis	V <sub>HI_UVLO_HYST</sub>			15		V
HI Side Undervoltage Lockout Response Time	t <sub>HI_UVLO</sub>			100		μs
HI Side Undervoltage Startup Delay	t <sub>HI_UVLO+_DELAY</sub>	From $V_{HI\_DC} = V_{HI\_UVLO+}$ to powertrain active, (i.e., one time startup delay from application of $V_{HI\_DC}$ to $V_{LO\_DC}$ )		20		ms
LO Side Overcurrent Trip Threshold	I <sub>LO_OUT_OCP</sub>		159	168	177	А
LO Side Overcurrent Response Time Constant	t <sub>LO_OUT_OCP</sub>	Effective internal RC filter		2		ms
Overtemperature Shutdown Threshold	t <sub>OTP+</sub>	Internal	125			°C
Overtemperature Recovery Threshold	t <sub>OTP</sub>	Internal	105	110	115	°C
Undertemperature Shutdown	_	C-Grade			-25	°C
Threshold (Internal)	t <sub>UTP</sub>	T-Grade			-45	
Undertemperature Restart Time	t <sub>UTP_RESTART</sub>	Startup into a persistent fault condition. Non-latching fault detection given $V_{Hl\_DC} > V_{Hl\_UVLO+}$		3		S







Figure 1 — Specified thermal operating area

- 1. The BCM in a VIA package is cooled through the bottom case (bottom housing).
- 2. The thermal rating is based on typical measured device efficiency.
- 3. The case temperature in the graph is the measured temperature of the bottom housing, such that the internal operating temperature does not exceed 125°C.



**Figure 2** — Specified electrical operating area using rated  $R_{LO\ HOT}$ 




Figure 3 — Specified HI side startup into load current and external capacitance



## **PMBus™** Reported Characteristics

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \le T_{\text{CASE}} \le 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted.

#### **Monitored Telemetry**

ATTRIBUTE	PMBus <sup>TM</sup> READ COMMAND	PMBus <sup>TM</sup> READ COMMAND ACCURACY (RATED RANGE)		UPDATE RATE	REPORTED UNITS
HI Side Voltage	(88h) READ_VIN	± 5% (LL - HL)	130V to 450V	100µs	$V_{ACTUAL} = V_{REPORTED} \times 10^{-1}$
HI Side Current	(89h) READ_IIN	± 20% (10 - 20% of FL) ± 5% (20 - 133% of FL)	-0.85A to 5.9A	100μs	$I_{ACTUAL} = I_{REPORTED} \times 10^{-3}$
LO Side Voltage <sup>[1]</sup>	(8Bh) READ_VOUT	± 5%(LL - HL)	4.25V to 14V	100µs	$V_{ACTUAL} = V_{REPORTED} \times 10^{-1}$
LO Side Current	(8Ch) READ_IOUT	± 20% (10 - 20% of FL) ± 5% (20 - 133% of FL)	-27A to 190A	100μs	$I_{ACTUAL} = I_{REPORTED} \times 10^{-2}$
LO Side Resistance	(D4h) READ_ROUT	± 5% (50 - 100% of FL) at NL ± 10% (50 - 100% of FL) (LL - HL)	1.0m $\Omega$ to 3.0m $\Omega$	100ms	$R_{ACTUAL} = R_{REPORTED} \times 10^{-5}$
Temperature <sup>[2]</sup>	(8Dh) READ_TEMPERATURE_1	± 7°C (Full Range)	- 55°C to 130°C	100ms	$T_{ACTUAL} = T_{REPORTED}$

<sup>[1]</sup> Default READ LO Side Voltage returned when unit is disabled = -300V.

#### **Variable Parameters**

- Factory setting of all Thresholds and Warning limits listed below are 100% of specified protection values.
- Variables can be written only when module is disabled with V<sub>HI</sub> < V<sub>HI UVLO</sub>, and external bias (VDDB) applied.
- Module must remain in a disabled mode for 3ms after any changes to the variables below to allow sufficient time to commit changes to EEPROM.

ATTRIBUTE	PMBus <sup>™</sup> COMMAND	CONDITIONS / NOTES	ACCURACY (RATED RANGE)	FUNCTIONAL REPORTING RANGE	DEFAULT VALUE
HI Side Overvoltage Protection Limit	(55h) VIN_OV_FAULT_LIMIT	V <sub>HLOVLO</sub> is automatically 3% lower than this setpoint	± 5% (LL - HL)	130V to 435V	100%
HI Side Overvoltage Warning Limit	(57h) VIN_OV_WARN_LIMIT		± 5% (LL - HL)	130V to 435V	100%
HI Side Undervoltage Protection Limit	(D7h) DISABLE_FAULTS	Can only be disabled to a preset default value	± 5% (LL - HL)	130V to 260V	100%
HI Side Overcurrent Protection Limit	(5Bh) IIN_OC_FAULT_LIMIT		± 20% (10 - 20% of FL) ± 5% (20 - 133% of FL)	0 to 5.25A	100%
HI Side Overcurrent Warning Limit	(5Dh) IIN_OC_WARN_LIMIT		± 20% (10 - 20% of FL) ± 5% (20 - 133% of FL)	0 to 5.25A	100%
Overtemperature Protection Limit	(4Fh) OT_FAULT_LIMIT	Internal temperature	± 7°C (Full Range)	0 to 125°C	100%
Overtemperature Warning Limit	(51h) OT_WARN_LIMIT	Internal temperature	± 7°C (Full Range)	0 to 125°C	100%
Turn On Delay	(60h) TON_DELAY	Additional time delay to the undervoltage startup delay	± 50μs	0 to 100ms	0 ms



<sup>&</sup>lt;sup>[2]</sup> Default READ Temperature returned when unit is disabled = -273°C.

## **Signal Characteristics**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{\text{CASE}} \leq 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted. **Please Note:** For chassis mount model, Vicor part number 42550 will be needed for applications requiring the use of the signal pins. Signal cable 42550 is rated up to five insertions and extractions. To avoid unnecessary stress on the connector, the cable should be appropriately strain relieved.

#### EXT. BIAS (VDDB) Pin

- VDDB powers the internal controller.
- VDDB needs to be applied to enable and disable the BCM through PMBus™ control (using OPERATION COMMAND), and to adjust warning and protection thresholds.
- VDDB voltage not required for telemetry; however, if VDDB is not applied, telemetry information will be lost when V<sub>IN</sub> is removed.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
INPUT	Regular Operation	VDDB Voltage	$V_{VDDB}$		4.5	5	9	V
		VDDB Current Consumption	I <sub>VDDB</sub>				50	mA
	Startup	Inrush Current Peak	I <sub>VDDB_INR</sub>	$V_{VDDB}$ slew rate = $1V/\mu s$		3.5		А
		Turn On Time	t <sub>VDDB_ON</sub>	From V <sub>VDDB_MIN</sub> to PMBus active		1.5		ms

#### **SGND Pin**

- All PMBus interface signals (SCL, SDA, ADDR) are referenced to SGND pin.
- SGND pin also serves as return pin (ground pin) for VDDB.
- Keep SGND signal separated from the low voltage side power return terminal (-LO) in electrical design.

#### Address (ADDR) Pin

- This pin programs the address using a resistor between ADDR pin and signal ground.
- The address is sampled during startup and is stored until power is reset. This pin programs only a Fixed and Persistent address.
- This pin has an internal  $10k\Omega$  pullup resistor to 3.3V.
- 16 addresses are available. The range of each address is 206.25mV (total range for all 16 addresses is 0V to 3.3V).


SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
Regular MULTI-LEVEL Operation INPUT	ADDR Input Voltage	$V_{SADDR}$	See address section	0		3.3	V	
	Operation	ADDR Leakage Current	I <sub>SADDR</sub>	Leakage current			1	μΑ
_	Startup	ADDR Registration Time	t <sub>SADDR</sub>	From V <sub>VDDB_MIN</sub>		1		ms



## Serial Clock input (SCL) AND Serial Data (SDA) Pins


- High-power SMBus specification and SMBus physical layer compatible. Note that optional SMBALERT# is not supported.
   PMBus™ command compatible.

SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
		<b>Electrical Parameters</b>						
		Innut Valtage Threshold	V <sub>IH</sub>		2.1			V
		Input Voltage Threshold	V <sub>IL</sub>				0.8	V
		Output Voltage Threshold	V <sub>OH</sub>		3			V
		Output voltage Theshold	V <sub>OL</sub>				0.4	V
		Leakage Current	I <sub>LEAK_PIN</sub>	Unpowered device			10	μΑ
		Signal Sink Current	I <sub>LOAD</sub>	V <sub>OL</sub> = 0.4V	4			mA
		Signal Capacitive Load	C <sub>I</sub>	Total capacitive load of one device pin			10	pF
		Signal Noise Immunity	V <sub>NOISE_PP</sub>	10MHz to 100MHz	300			mV
		Timing Parameters						
		Operating Frequency	F <sub>SMB</sub>	Idle state = 0Hz	10		400	kHz
DIGITAL	Regular	Free Time Between Stop and Start Condition	t <sub>BUF</sub>		1.3			μs
INPUT/OUTPUT	Operation	Hold TimeAfter Start or Repeated Start Condition	t <sub>HD:STA</sub>	First clock is generated after this hold time	0.6			μs
		Repeat Start Condition Setup Time	t <sub>SU:STA</sub>		0.6			μs
		Stop Condition Setup Time	t <sub>SU:STO</sub>		0.6			μs
		Data Hold Time	t <sub>HD:DAT</sub>		300			ns
		Data Setup Time	t <sub>SU:DAT</sub>		100			ns
		Clock Low Timeout	t <sub>TIMEOUT</sub>		25		35	ms
		Clock Low Period	t <sub>LOW</sub>		1.3			μs
		Clock High Period	t <sub>HIGH</sub>		0.6		50	μs
		Cumulative Clock Low Extend Time	t <sub>LOW:SEXT</sub>				25	ms
		Clock or Data Fall Time	t <sub>F</sub>		20		300	ns
		Clock or Data Rise Time	t <sub>R</sub>		20		300	ns






## **Timing Diagram (Forward Direction)**






#### **Application Characteristics**


Temperature controlled via top side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (high voltage side to low voltage side). See associated figures for general trend data.



**Figure 4** — No load power dissipation vs.  $V_{HI\_DC}$ 



**Figure 6** — Efficiency at  $T_{CASE} = -40$ °C



**Figure 8** — Efficiency at  $T_{CASE} = 25$ °C





Figure 5 — Full load efficiency vs. temperature




**Figure 7** — Power dissipation at  $T_{CASE} = -40$ °C




**Figure 9** — Power dissipation at  $T_{CASE} = 25^{\circ}C$ 







**Figure 10** — Efficiency at  $T_{CASE} = 85$ °C




**Figure 12** —  $R_{LO}$  vs. temperature; Nominal  $V_{HI\_DC}$  $I_{LO\_DC} = 125A$  at  $T_{CASE} = 85^{\circ}C$ 




**Figure 11** — Power dissipation at  $T_{CASE} = 85^{\circ}C$ 




**Figure 13** —  $V_{LO\_OUT\_PP}$  vs.  $I_{LO\_DC}$ ; No external  $C_{LO\_OUT\_EXT.}$  Board mounted module, scope setting: 20MHz analog BW




**Figure 14** — Full load LO side voltage ripple, 10  $\mu$ F  $C_{H\_IN\_EXT}$ . No external  $C_{LO\_OUT\_EXT}$ . Board mounted module, scope setting: 20MHz analog BW




**Figure 16** — 125A – 0A transient response:  $C_{HL_IN\_EXT} = 10\mu F$ , no external  $C_{LO\_OUT\_EXT}$ 



**Figure 18** — Startup from application of OPERATION COMMAND with pre-applied  $V_{HI\_DC}$  = 384V, 25%  $I_{LO\_DC}$ , 100%  $C_{LO\_OUT\_EXT}$ 



**Figure 15** — 0A – 125A transient response:  $C_{HI\ IN\ EXT} = 10\mu F$ , no external  $C_{LO\ OUT\ EXT}$ 



**Figure 17** — Startup from application of  $V_{HI\_DC}$  = 384V, 25%  $I_{LO\_DC}$ , 100%  $C_{LO\_OUT\_EXT}$ 

## **General Characteristics**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{\text{CASE}} \leq 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
		Mechanical				
Length	L	Lug (Chassis) Mount	110.30 / [4.34]	110.55 / [4.35]	110.80 / [4.36]	mm / [in]
Length	L	PCB (Board) Mount	112.51 / [4.43]	112.76 / [4.44]	113.01 / [4.45]	mm / [in]
Width	W		35.29 / [1.39]	35.54 / [1.40]	35.79 / [1.41]	mm / [in]
Height	Н		9.019 / [0.355]	9.40 / [0.37]	9.781 / [0.385]	mm / [in]
Volume	Vol	Without heatsink		36.93 / [2.25]		cm <sup>3</sup> / [in <sup>3</sup> ]
Weight	W			140.5 / [4.96]		g / [oz]
Pin Material		C145 copper				
Underplate		Low stress ductile Nickel	50		100	μin
Pin Finish (Gold)		Palladium	0.8		6	
Pin Finish (Gold)		Soft Gold	0.12		2	μin
Pin Finish (Tin)		Whisker resistant matte Tin	200		400	
		Thermal				
Operating Internal Temperature	T	BCM4414xD1E13A2yzz (T-Grade)	-40		125	
Operating internal temperature	T <sub>INT</sub>	BCM4414xD1E13A2yzz (C-Grade)	-20		125	
Operation Cons. Terransustana	_	BCM4414xD1E13A2yzz (T-Grade), derating applied, see safe thermal operating area	-40		100	°C
Operating Case Temperature	T <sub>CASE</sub>	BCM4414xD1E13A2yzz (C-Grade), derating applied, see safe thermal operating area	-20		100	
Thermal Resistance Top Side	Φ <sub>INT_TOP</sub>	Estimated thermal resistance to maximum temperature internal component from isothermal top		0.97		°C/W
Thermal Resistance Coupling Between Top Case and Bottom Case	Фнои	Estimated thermal resistance of thermal coupling between the top and bottom case surfaces		0.57		°C/W
Thermal Resistance Bottom Side	Φ <sub>INT_BOT</sub>	Estimated thermal resistance to maximum temperature internal component from isothermal bottom		0.67		°C/W
Thermal Capacity				54		Ws/°C
	Assembly					
Storage		BCM4414xD1E13A2yzz (T-Grade)	-40		125	°C
Temperature	T <sub>ST</sub>	BCM4414xD1E13A2yzz (C-Grade)	-40		125	°C
ESD Withstand	ESD <sub>HBM</sub>	Human Body Model, "ESDA / JEDEC JDS-001-2012" Class I-C (1kV to < 2kV)	1000			
Low Willistatid	ESD <sub>CDM</sub>	Charge Device Model, "JESD 22-C101-E" Class II (200V to < 500V)	200			



## **General Characteristics (Cont.)**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{\text{CASE}} \leq 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit		
		Safety						
Isolation Capacitance	C <sub>HI_LO</sub>	Unpowered unit	620	780	940	pF		
Isolation Resistance	R <sub>HI_LO</sub>	At 500V <sub>DC</sub>	10			ΜΩ		
MTBF		MIL-HDBK-217Plus Parts Count - 25°C Ground Benign, Stationary, Indoors / Computer		2.31		MHrs		
		Telcordia Issue 2 - Method I Case III; 25°C Ground Benign, Controlled		3.41		MHrs		
		cTÜVus EN 60950-1						
Agency Approvals / Standards		cURus UL60950-1						
		CE Marked for Low Voltage Directive and RoHS Recast Directive, as applicable						



## **BCM** in a VIA Package




Figure 19 — BCM DC model (Forward Direction)

The BCM uses a high frequency resonant tank to move energy from the high voltage side to the low voltage side and vice versa. The resonant LC tank, operated at high frequency, is amplitude modulated as a function of the HI side voltage and the LO side current. A small amount of capacitance embedded in the high voltage side and low voltage side stages of the module is sufficient for full functionality and is key to achieving high power density.

The BCM4414xD1E13A2yzz can be simplified into the model shown in Figure 19.

At no load:

$$V_{LO} = V_{HI} \bullet K \tag{1}$$

K represents the "turns ratio" of the BCM. Rearranging Eq (1):

$$K = \frac{V_{LO}}{V_{HI}} \tag{2}$$

In the presence of a load, V<sub>LO</sub> is represented by:

$$V_{LO} = V_{HI} \bullet K - I_{LO} \bullet R_{LO} \tag{3}$$

and I<sub>IO</sub> is represented by:

$$I_{LO} = \frac{I_{HI} - I_{HI\_Q}}{K} \tag{4}$$

 $R_{LO}$  represents the impedance of the BCM and is a function of the  $R_{DS\_ON}$  of the HI side and LO side MOSFETs, PC board resistance of HI side and LO side boards and the winding resistance of the power transformer.  $I_{HI\_Q}$  represents the HI side quiescent current of the BCM controller, gate drive circuitry and core losses.

The effective DC voltage transformer action provides additional interesting attributes. Assuming that  $R_{LO}=0\Omega$  and  $I_{HI\_Q}=0A$ , Eq. (3) now becomes Eq. (1) and is essentially load independent, resistor R is now placed in series with  $V_{HI}$ .




Figure 20 — K = 1/32 BCM with series HI side resistor

The relationship between  $V_{HI}$  and  $V_{LO}$  becomes:

$$V_{LO} = (V_{HI} - I_{HI} \bullet R) \bullet K \tag{5}$$

Substituting the simplified version of Eq. (4)  $(I_{HLO}$  is assumed = 0A) into Eq. (5) yields:

$$V_{LO} = V_{HI} \bullet K - I_{LO} \bullet R \bullet K^2 \tag{6}$$

This is similar in form to Eq. (3), where  $R_{LO}$  is used to represent the characteristic impedance of the BCM. However, in this case a real resistor, R, on the high voltage side of the BCM is effectively scaled by  $K^2$  with respect to the low voltage side.

Assuming that R =  $1\Omega$ , the effective R as seen from the low voltage side is  $1.0m\Omega$ , with K = 1/32.



A similar exercise can be performed with the addition of a capacitor or shunt impedance at the high voltage side of the BCM. A switch in series with  $V_{\rm HI}$  is added to the circuit. This is depicted in Figure 21.




Figure 21 — BCM with High side capacitor

A change in  $V_{\rm HI}$  with the switch closed would result in a change in capacitor current according to the following equation:

$$I_C(t) = C \frac{dV_{HI}}{dt} \tag{7}$$

Assume that with the capacitor charged to  $V_{\text{HI}}$ , the switch is opened and the capacitor is discharged through the idealized BCM. In this case,

$$I_C = I_{LO} \bullet K \tag{8}$$

substituting Eq. (1) and (8) into Eq. (7) reveals:

$$I_{LO}(t) = \frac{C}{K^2} \bullet \frac{dV_{LO}}{dt} \tag{9}$$

The equation in terms of the LO side has yielded a  $K^2$  scaling factor for C, specified in the denominator of the equation.

A K factor less than unity results in an effectively larger capacitance on the low voltage side when expressed in terms of the high voltage side. With K = 1/32 as shown in Figure 21, C =  $1\mu$ F would appear as C =  $1024\mu$ F when viewed from the low voltage side.

Low impedance is a key requirement for powering a high-current, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a BCM between the regulation stage and the point of load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, these benefits are not achieved if the series impedance of the BCM is too high. The impedance of the BCM must be low, i.e., well beyond the crossover frequency of the system.

A solution for keeping the impedance of the BCM low involves switching at a high frequency. This enables the use of small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the BCM module are:

- No load power dissipation (P<sub>HI\_NL</sub>): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss (P<sub>R<sub>LO</sub></sub>): refers to the power loss across the BCM module modeled as pure resistive impedance.

$$P_{DISSIPATED} = P_{HI \ NL} + P_{R_{IO}} \tag{10}$$

Therefore,

$$P_{LO\_OUT} = P_{HI\_IN} - P_{DISSIPATED} = P_{HI\_IN} - P_{HI\_NL} - P_{R_{IO}}$$
 (11)

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{LO\_OUT}}{P_{HI\_IN}} = \frac{P_{HI\_IN} - P_{HI\_NL} - P_{RLO}}{P_{HI\_IN}}$$
(12)

$$= \ \frac{V_{\scriptscriptstyle HI} \bullet I_{\scriptscriptstyle HI} - P_{\scriptscriptstyle HI\_NL} - (I_{\scriptscriptstyle LO})^2 \bullet R_{\scriptscriptstyle LO}}{V_{\scriptscriptstyle HI} \bullet I_{\scriptscriptstyle HI}}$$

$$= 1 - \left(\frac{P_{HI\_NL} + (I_{LO})^2 \cdot R_{LO}}{V_{HI} \cdot I_{HI}}\right)$$



#### **Thermal Considerations**

The VIA package provides effective conduction cooling from either of the two module surfaces. Heat may be removed from the top surface, the bottom surface or both. The extent to which these two surfaces are cooled is a key component for determining the maximum power that can be processed by a VIA, as can be seen from the specified thermal operating area in Figure 1. Since the VIA has a maximum internal temperature rating, it is necessary to estimate this temperature based on a system-level thermal solution. For this purpose, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors. Figure 22 shows the "thermal circuit" for the VIA module.




Figure 22 — Double-sided cooling VIA thermal model

In this case, the internal power dissipation is  $P_{DISS}$ ,  $\Phi_{INT\_TOP}$  and  $\Phi_{INT\_BOT}$  are the thermal resistance characteristics of the VIA module and the top and bottom surface temperatures are represented as  $T_{C\_TOP}$  and  $T_{C\_BOT}$ . It is interesting to note that the package itself provides a high degree of thermal coupling between the top and bottom case surfaces (represented in the model by the resistor  $\Phi_{HOU}$ ). This feature enables two main options regarding thermal designs:

Single side cooling: the model of Figure 22 can be simplified by calculating the parallel resistor network and using one simple thermal resistance number and the internal power dissipation curves; an example for bottom side cooling only is shown in Figure 23.

In this case,  $\Phi_{\text{INT}}$  can be derived as follows:

$$\Phi_{_{INT}} = \frac{(\Phi_{_{INT\_TOP}} + \Phi_{_{HOU}}) \bullet \Phi_{_{INT\_BOT}}}{\Phi_{_{INT\_TOP}} + \Phi_{_{HOU}} + \Phi_{_{INT\_BOT}}}$$
(13)




Figure 23 — Single-sided cooling VIA thermal model

■ Double side cooling: while this option might bring limited advantage to the module internal components (given the surface-to-surface coupling provided), it might be appealing in cases where the external thermal system requires allocating power to two different elements, such as heatsinks with independent airflows or a combination of chassis/air cooling.

### **Current Sharing**

The performance of the BCM is based on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with a positive temperature coefficient series resistance.

This type of characteristic is close to the impedance characteristic of a DC power distribution system both in dynamic (AC) behavior and for steady state (DC) operation.

When multiple BCM modules of a given part number are connected in an array, they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point of load. Ensuring equal current sharing among modules requires that BCM array impedances be matched.

Some general recommendations to achieve matched array impedances include:

- Dedicate common copper planes/wires within the PCB/Chassis to deliver and return the current to the modules.
- Provide as symmetric a PCB/Wiring layout as possible among modules

For further details see <u>AN:016 Using BCM Bus Converters</u> in High Power Arrays.






Figure 24 — BCM module array

#### **Fuse Selection**

In order to provide flexibility in configuring power systems, BCM in a VIA package modules are not internally fused. Input line fusing of BCM products is recommended at the system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum current of BCM module)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I<sup>2</sup>t
- Recommend fuse: 10A Littelfuse 505 Series or 10A Littelfuse 487 Series (HI side)

#### **Reverse Operation**

BCM modules are capable of reverse power operation. Once the unit is started, energy will be transferred from the low voltage side back to the high voltage side whenever the low voltage side exceeds  $V_{\rm HI}$  • K. The module will continue operation in this fashion as long as no faults occur.

The BCM4414xD1E13A2yzz has not been qualified for continuous operation in a reverse power condition. However, fault protections that help to protect the module in forward operation will also protect the module in reverse operation.

Transient operation in reverse is expected in cases where there is significant energy storage on the low voltage side and transient voltages appear on the high voltage side.

#### **Dielectric Withstand**

The chassis of the BCM in a VIA package is required to be connected to Protective Earth when installed in the end application and must satisfy the requirements of IEC 60950-1 for Class I products.

The BCM in a VIA package contains an internal safety approved isolating component (ChiP) that provides Reinforced Insulation from high voltage side to low voltage side. The isolating component is individually tested for Reinforced Insulation from the high voltage side to the low voltage side at  $4242V_{DC}$  prior to final assembly of the VIA. The Reinforced Insulation can only be tested on the completed VIA assembly at Basic Insulation values, as specified in the electric strength Test Procedure noted in clause 5.2.2 of IEC 60950-1.

#### **Test Procedure Note from IEC 60950-1**

"For equipment incorporating both REINFORCED INSULATION and lower grades of insulation, care is taken that the voltage applied to the REINFORCED INSULATION does not overstress BASIC INSULATION or SUPPLEMENTARY INSULATION."

#### Summary

The final VIA assembly provides basic insulation from the high voltage side to case, basic insulation from the high voltage side to the low voltage side and functional insulation from low voltage side to case. The case is required to be connected to protective earth in the final installation. The protective earth connection can be accomplished through a dedicated wiring harness (example: ring terminal clamped by mounting screw) or surface contact (example: pressure contact on bare conductive chassis or PCB copper layer with no solder mask).

The ground connection of the top case must be 3 orders of magnitude more resistive than the current return connection to the bottom case. The construction of the VIA can be summarized by describing it as a "Class II" component installed in a "Class I" subassembly. The insulation from the high voltage side to the low voltage side can only be tested at basic insulation values on the fully assembled VIA product.




Figure 25 — ChiP before final assembly in the VIA






Figure 26 — BCM in a VIA package after final assembly

#### **Filtering**

The BCM in a VIA package has built-in single stage EMI filtering with Hot-Swap circuitry located on the high voltage side. The integrated EMI filtering consists of a common mode choke, differential mode capacitors, and Y2 common mode capacitors. A typical test set-up block diagram for conducted emissions is shown in Figure 27.

The built-in EMI filtering reduces the HI side voltage ripple. External LO side filtering can be added as needed, with ceramic capacitance used as a LO side bypass for this purpose. The filtering, along with Hot-Swap circuitry, protects the BCM in a VIA package from overvoltage transients imposed by a system that would exceed maximum ratings. VIA HI side and LO side voltage ranges shall not be exceeded. An internal overvoltage function prevents operation outside of the normal operating HI side range. However, the VIA is exposed to the applied voltage even when disabled and must withstand it.


The source response is generally the limiting factor in the overall system response, given the wide bandwidth of the BCM. Anomalies in the response of the source will appear at the LO side of the module multiplied by its K factor.

Total load capacitance at the LO side of the BCM shall not exceed the specified maximum to ensure correct operation in startup. Due to the wide bandwidth and small LO side impedance of the BCM, low frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the HI side of the BCM.

At frequencies less than 500kHz, the BCM appears as an impedance of  $R_{LO}$  between the source and load. Within this frequency range, capacitance connected at the HI side appears as an effective scaled capacitance on the LO side per the relationship defined in equation (14).

This enables a reduction in the size and number of capacitors used in a typical system.

$$C_{LO} = \frac{C_{HI}}{K^2} \tag{14}$$



**Figure 27** — Typical test setup block diagram for Conducted Emissions

#### **Hot-Swap**


Many applications use a power architecture based on a  $380V_{DC}$  distribution bus. This supply level is emerging as a new standard for efficient distribution of power through board, rack and chassis mounted telecom and datacom systems. The interconnection between the different modules is accomplished with a backplane and motherboard. Power is commonly provided to the various module slots via a  $380V_{DC}$  distribution bus.

In the event of a fault, removal of the faulty module from the rack is relatively easy, provided that the remaining power modules can support the step increase in load. Plugging in the replacement module has more potential for problems, as it presents an uncharged capacitor load and will draw a large inrush current. This could cause a momentary, but unacceptable interruption or sag in the backplane power bus if not limited. Additional problems may arise if ordinary power module connectors are used, since the connector pins will engage and disengage in a random and unpredictable sequence during insertion and removal.

Hot-Swap or hot-plug is a highly desirable feature in many applications, but also results in several issues that must be addressed in the system design. A number of related phenomena occur with a live insertion and removal event, including contact bouncing, arcing between HI side connector pins, and large voltage and current transients. Hot-Swap circuitry in the converter modules protects the module itself and the rest of the system from the problems associated with live insertion.

This module provides a high level of integration for DC-DC converters in  $380V_{DC}$  distribution systems, saving design time and board space. To allow for maintenance, reconfiguration, redundancy and system upgrades, the BCM in a VIA package is designed to address the function of Hot-Swapping at the  $380V_{DC}$  distribution bus. Hot-Swap circuitry, as shown in Figure 28, uses an active MOSFET switching device in series with the HI side line. During module insertion, the MOSFET is driven into a resistive state to limit the inrush current as the input capacitance of the inserted unit is charged. The MOSFET is fully enhanced once the module's HI side capacitor has sufficiently charged to minimize losses during normal operation. Verification of the Hot-Swap circuitry performance is illustrated through plots of the module's response to a live insertion event in Figures 30 and 31.





**Figure 28** — High level diagram for 384V<sub>DC</sub> BCM in a VIA package showing internal Hot-Swap circuitry and ChiP BCM

The BCM in a VIA package provides the opportunity to incorporate Hot-Swap capabilities into redundant power module arrays. This allows telecoms and other mission critical applications to continue operating without interruption even through failure and replacement of one or more power modules.

#### **Hot-Swap Test – Test circuit and Procedure**

- Two parallel BCMs in a VIA package with mercury relay#1 open
- Close mercury relay#1 and measure inrush current going into BCM#2




Figure 29 — Hot-Swap test circuit

#### **Hot-Swap Test – Scope Pictures**





Figure 30 — Hot-Swap start-up

Ch1: I<sub>HI</sub> of BCM#2

Ch2: V<sub>LO</sub> of BCM#2

Ch3:  $V_{HI}$  of BCM#2 shows the fast voltage transient at the high side terminal of BCM#2


Ch4:  $V_{HI}$  of internal ChiP BCM#2 shows the soft start charging of the high side capacitor.



**Figure 31** — Expanded time scale version of Figure 30 showing startup of BCM#2



## System Diagram for PMBus™ Interface



The controller of the BCM in a VIA package is referenced to the low voltage side signal ground (SGND).

The BCM in a VIA package provides the Host PMBus system with accurate telemetry monitoring and reporting, threshold and warning limits adjustment, in addition to corresponding status flags. The standalone BCM is periodically polled for status by the host PMBus. Direct communication to the BCM is enabled by a page command. For example, the page (0x00) prior to a telemetry inquiry points to the controller data and page (0x01) prior to a telemetry inquiry points to the BCM parameters.

The BCM enables the PMBus compatible host interface with an operating bus speed of up to 400kHz. The BCM follows the PMBus command structure and specification.



#### PMBus™ Interface

Refer to "PMBus Power System Management Protocol Specification Revision 1.2, Part I and II" for complete PMBus specifications details at <a href="http://pmbus.org">http://pmbus.org</a>.

#### **Device Address**

The PMBus address (ADDR Pin) should be set to one of the predetermined 16 possible addresses shown in the table below using a resistor between the ADDR pin and SGND pin.

The BCM accepts only a fixed and persistent address and does not support SMBus address resolution protocol. At initial power-up, the BCM controller will sample the address pin voltage and will keep this address until device power is removed.

ID	Slave Address	HEX	Recommended Resistor $R_{ADDR}$ ( $\Omega$ )
1	1010 000b	50h	487
2	1010 001b	51h	1050
3	1010 010b	52h	1870
4	1010 011b	53h	2800
5	1010 100b	54h	3920
6	1010 101b	55h	5230
7	1010 110b	56h	6810
8	1010 111b	57h	8870
9	1011 000b	58h	11300
10	1011 001b	59h	14700
11	1011 010b	5Ah	19100
12	1011 011b	5Bh	25500
13	1011 100b	5Ch	35700
14	1011 101b	5Dh	53600
15	1011 110b	5Eh	97600
16	1011 111b	5Fh	316000

#### **Reported DATA Formats**

The BCM controller employs a direct data format where all reported measurements are in Volts, Amperes, Degrees Celsius, or Seconds. The host uses the following PMBus specification to interpret received values metric prefixes. Note that the COEFFICIENTS command is not supported:

$$X = \left(\frac{1}{m}\right) \cdot (Y \cdot 10^{-R} - b)$$

Where:

X, is a "real world" value in units (A, V, °C, s)

Y, is a two's complement integer received from the BCM controller m, b and R are two's complement integers defined as follows:

Command	Code	m	R	b
TON_DELAY	60h	1	3	0
READ_VIN	88h	1	1	0
READ_IIN	89h	1	3	0
READ_VOUT [1]	8Bh	1	1	0
READ_IOUT	8Ch	1	2	0
READ_TEMPERATURE_1 [2]	8Dh	1	0	0
READ_POUT	96h	1	0	0
MFR_VIN_MIN	A0h	1	0	0
MFR_VIN_MAX	A1h	1	0	0
MFR_VOUT_MIN	A4h	1	0	0
MFR_VOUT_MAX	A5h	1	0	0
MFR_IOUT_MAX	A6h	1	0	0
MFR_POUT_MAX	A7h	1	0	0
READ_K_FACTOR	D1h	65536	0	0
READ_BCM_ROUT	D4h	1	5	0

 $<sup>^{[1]}</sup>$  Default READ LO side voltage returned when BCM unit is disabled = -300V.  $^{[2]}$  Default READ Temperature returned when BCM unit is disabled = -273°C.

No special formatting is required when lowering the supervisory limits and warnings.



## **Supported Command List**

Command	Code	Function	<b>Default Data Content</b>	Data Bytes
PAGE	00h	Access BCM stored information	00h	1
OPERATION	01h	Turn BCM on or off	80h	1
CLEAR_FAULTS	03h	Clear all faults	N/A	None
CAPABILITY	19h	PMBus <sup>TM</sup> key capabilities set by factory	20h	1
OT_FAULT_LIMIT	4Fh <sup>[1]</sup>	Overtemperature protection	64h	2
OT_WARN_LIMIT	51h <sup>[1]</sup>	Overtemperature warning	64h	2
VIN_OV_FAULT_LIMIT	55h <sup>[1]</sup>	High voltage side overvoltage protection	64h	2
VIN_OV_WARN_LIMIT	57h <sup>[1]</sup>	High voltage side overvoltage warning	64h	2
IIN_OC_FAULT_LIMIT	5Bh <sup>[1]</sup>	High voltage side overcurrent protection	64h	2
IIN_OC_WARN_LIMIT	5Dh <sup>[1]</sup>	High voltage side overcurrent warning	64h	2
TON_DELAY	60h <sup>[1]</sup>	Startup delay in addition to fixed delay	00h	2
STATUS_BYTE	78h	Summary of faults	00h	1
STATUS_WORD	79h	Summary of fault conditions	00h	2
STATUS_IOUT	7Bh	Overcurrent fault status	00h	1
STATUS_INPUT	7Ch	Overvoltage and undervoltage fault status	00h	1
STATUS_TEMPERATURE	7Dh	Overtemperature and undertemperature fault status	00h	1
STATUS_CML	7Eh	PMBus communication fault	00h	1
STATUS_MFR_SPECIFIC	80h	Other BCM status indicator	00h	1
READ_VIN	88h	Reads HI side voltage	FFFFh	2
READ_IIN	89h	Reads HI side current	FFFFh	2
READ_VOUT	8Bh	Reads LO side voltage	FFFFh	2
READ_IOUT	8Ch	Reads LO side current	FFFFh	2
READ_TEMPERATURE_1	8Dh	Reads internal temperature	FFFFh	2
READ_POUT	96h	Reads LO side power	FFFFh	2
PMBUS_REVISION	98h	PMBus compatible revision	22h	1
MFR_ID	99h	BCM controller ID	"VI"	2
MFR_MODEL	9Ah	Internal controller or BCM model	Part Number	18
MFR_REVISION	9Bh	Internal controller or BCM revision	FW and HW revision	18
MFR_LOCATION	9Ch	Internal controller or BCM factory location	"AP"	2
MFR_DATE	9Dh	Internal controller or BCM manufacturing date	"YYWW"	4
MFR_SERIAL	9Eh	Internal controller or BCM serial number	Serial Number	16
MFR_VIN_MIN	A0h	Minimum rated high side voltage	Varies per BCM	2
MFR_VIN_MAX	A1h	Maximum rated high side voltage	Varies per BCM	2
MFR_VOUT_MIN	A4h	Minimum rated low side voltage	Varies per BCM	2
MFR_VOUT_MAX	A5h	Maximum rated low side voltage	Varies per BCM	2
MFR_IOUT_MAX	A6h	Maximum rated low side current	Varies per BCM	2
MFR_POUT_MAX	A7h	Maximum rated low side power	Varies per BCM	2
READ_K_FACTOR	D1h	Reads K factor	Varies per BCM	2
READ_BCM_ROUT	D4h	Reads low voltage side output resistance	Varies per BCM	2
SET_ALL_THRESHOLDS	D5h <sup>[1]</sup>	Set supervisory warning and protection thresholds	6464646464h	6
DISABLE_FAULT	D7h <sup>[1]</sup>	Disable overvoltage, overcurrent or undervoltage supervisory faults	00h	2


 $<sup>^{[1]}</sup>$  The BCM must be in a disabled state with  $V_{HI}$  <  $V_{HI\_UVLO}$ , and VDDB applied during a write message.



#### **Command Structure Overview**

#### Write Byte protocol:

The Host always initiates PMBus™ communication with a START bit. All messages are terminated by the Host with a STOP bit. In a write message, the master sends the slave device address followed by a write bit. Once the slave acknowledges, the master proceeds with the command code and then similarly the data byte.






Figure 1 — PAGE COMMAND (00h), WRITE BYTE PROTOCOL

#### Read Byte protocol:

A Read message begins by first sending a Write Command, followed by a REPEATED START Bit and a slave Address. After receiving the READ bit, the BCM controller begins transmission of the Data responding to the Command. Once the Host receives the requested Data, it terminates the message with a NACK preceding a stop condition signifying the end of a read transfer.




Figure 2 — ON\_OFF\_CONFIG COMMAND (02h), READ BYTE PROTOCOL



#### Write Word protocol:

When transmitting a word, the lowest order byte leads the highest order byte. Furthermore, when transmitting a Byte, the least significant bit (LSB) is sent last. Refer to System Management Bus (SMBus) specification version 2.0 for more details.

Note: Extended command and Packet Error Checking Protocols are not supported.




Figure 3 — TON\_DELAY COMMAND (D6h)\_WRITE WORD PROTOCOL

#### **Read Word protocol:**




Figure 4 — MFR\_VIN\_MIN COMMAND (88h)\_READ WORD PROTOCOL

#### Write Block protocol:




Figure 5 — SET\_ALL\_THRESHOLDS COMMAND (D5h)\_WRITE BLOCK PROTOCOL



#### **Read Block protocol:**




Figure 6 — SET\_ALL\_THRESHOLDS COMMAND (D5h)\_READ BLOCK PROTOCOL

#### Write Group Command protocol:



Figure 7 — DISABLE\_FAULT COMMAND (D7h)\_WRITE

Note that only one command per device is allowed in a group command.



## **Supported Commands Transaction Type**

A direct communication to the BCM controller and a simulated communication to non-PMBus<sup>TM</sup> devices is enabled by a page command. Supported command access privileges with a preselected PAGE are defined in the following table. Deviation from this table generates a communication error in STATUS\_CML register.

Command	Code	PAGE Data Byte Access Type		
		00h	01h	
PAGE	00h	R/W	R/W	
OPERATION	01h	R	R/W	
CLEAR_FAULTS	03h	W	W	
CAPABILITY	19h	R		
OT_FAULT_LIMIT	4Fh		R/W	
OT_WARN_LIMIT	51h		R/W	
VIN_OV_FAULT_LIMIT	55h		R/W	
VIN_OV_WARN_LIMIT	57h		R/W	
IIN_OC_FAULT_LIMIT	5Bh		R/W	
IIN_OC_WARN_LIMIT	5Dh		R/W	
TON_DELAY	60h		R/W	
STATUS_BYTE	78h	R/W	R	
STATUS_WORD	79h	R	R	
STATUS_IOUT	7Bh	R	R/W	
STATUS INPUT	7Ch	R	R/W	
STATUS_TEMPERATURE	7Dh	R	R/W	
STATUS_CML	7Eh	R/W		
STATUS_MFR_SPECIFIC	80h	R	R/W	
READ_VIN	88h		R	
READ_IIN	89h	R	R	
READ_VOUT	8Bh		R	
READ_IOUT	8Ch	R	R	
READ_TEMPERATURE_1	8Dh	R	R	
READ_POUT	96h	R	R	
PMBUS_REVISION	98h	R		
MFR_ID	99h	R		
MFR_MODEL	9Ah	R	R	
MFR_REVISION	9Bh	R	R	
MFR_LOCATION	9Ch	R	R	
MFR_DATE	9Dh	R	R	
MFR_SERIAL	9Eh	R	R	
MFR_VIN_MIN	A0h	R	R	
MFR_VIN_MAX	A1h	R	R	
MFR_VOUT_MIN	A4h	R	R	
MFR_VOUT_MAX	A5h	R	R	
MFR_IOUT_MAX	A6h	R	R	
MFR_POUT_MAX	A7h	R	R	
READ_K_FACTOR	D1h		R	
READ_BCM_ROUT	D4h		R	
SET_ALL_THRESHOLDS	D5h		R/W	
DISABLE_FAULT	D7h		R/W	

## Page Command (00h)


The page command data byte of 00h prior to a command call will address the BCM controller specific data and a page data byte of 01h would broadcast to the BCM. The value of the Data Byte corresponds to the pin name trailing number with the exception of 00h and FFh.

Data Byte	Description
00h	BCM controller
01h	BCM

#### **OPERATION Command (01h)**

The OPERATION command can be used to turn on and off the connected BCM.

If synchronous startup is required in the system, it is recommended to use the command from host PMBus in order to achieve simultaneous array startup.




This command accepts only two data values: 00h and 80h. If any other value is sent the command will be rejected and a CML Data error will result.



#### **CLEAR\_FAULTS Command (03h)**

This command clears all status bits that have been previously set. Persistent or active faults are re-asserted again once cleared. All faults are latched once asserted in the BCM controller. Registered faults will not be cleared when shutting down the BCM powertrain by recycling the BCM high side voltage or sending the OPERATION command.

#### **CAPABILITY Command (19h)**



The BCM controller returns a default value of 20h. This value indicates that the PMBus™ frequency supported is up to 400kHz and that both Packet Error Checking (PEC) and SMBALERT# are not supported.

OT\_FAULT\_LIMIT Command (4Fh),
OT\_WARN\_ LIMIT Command (51h),
VIN\_OV\_FAULT\_ LIMIT Command (55h),
VIN\_OV\_WARN\_ LIMIT Command (57h),
IIN\_OC\_FAULT\_ LIMIT Command (5Bh),
IIN\_OC\_WARN\_ LIMIT Command (5Dh)

The values of these registers are set in non-volatile memory and can only be written when the BCM is disabled.

The values of the above mentioned faults and warnings are set by default to 100% of the respective BCM model supervisory limits. However, these limits can be set to a lower value. For example: In order for a limit percentage to be set to 80%, one would send a write command with a (50h) Data Word.

Any values outside the range of (00h-64h) sent by a host will be rejected, will not override the currently stored value and will set the Unsupported Data bit in STATUS\_CML.

The SET\_ALL\_THRESHOLDS COMMAND (D5h) combines in one block overtemperature fault and warning limits,  $V_{\rm HI}$  overvoltage fault and warning limits as well as  $I_{\rm LO}$  overcurrent fault and warning limits. A delay prior to a read command of up to 200ms following a write of new value is required.

The VIN\_UV\_WARN\_LIMIT (58h) and VIN\_UV\_FAULT\_LIMIT (59h) are set by the factory and cannot be changed by the host. However, a host can disable the undervoltage setting using the DISABLE FAULT COMMAND (D7h).

All FAULT\_RESPONSE commands are unsupported. The BCM powertrain supervisory limits and powertrain protection will behave as described in the Electrical Specifications. In general, once a fault is detected, the BCM powertrain will shut down and attempt to auto-restart after a predetermined delay.

#### **TON DELAY Command (60h)**

The value of this register word is set in non-volatile memory and can only be written when the BCM is disabled.


The maximum possible delay is 100ms. Default value is set to (00h). The reported value can be interpreted using the following equation.

$$TON\_DELAY_{ACTUAL} = t_{REPORTED} \cdot 10^{-3} (s)$$

Staggering startup in an array is possible with the TON\_DELAY Command. This delay will be in addition to any startup delay inherent in the BCM module. For example: startup delay from application of  $V_{\rm HI}$  is typically 20ms. When TON\_DELAY is greater than zero, the set delay will be added to it.



#### STATUS\_BYTE (78h) and STATUS\_WORD (79h)



All fault or warning flags, if set, will remain asserted until cleared by the host or once the BCM and VDDB power is removed. This includes undervoltage fault, overvoltage fault, overvoltage warning, overcurrent warning, overtemperature fault, overtemperature warning, undertemperature fault, reverse operation, communication faults and analog controller shutdown fault.

Asserted status bits in all status registers, with the exception of STATUS\_WORD and STATUS\_BYTE, can be individually cleared. This is done by sending a data byte with one in the bit position corresponding to the intended warning or fault to be cleared. Refer to the PMBus™ Power System Management Protocol Specification − Part II − Revision 1.2 for details.

The POWER\_GOOD# bit reflects the state of the device and does not reflect the state of the POWER\_GOOD# signal limits. The POWER\_GOOD\_ON COMMAND (5Eh) and POWER\_GOOD\_OFF COMMAND (5Fh) are not supported. The POWER\_GOOD# bit is set, when the BCM is not in the active state, to indicate that the powertrain is inactive and not switching. The POWER\_GOOD# bit is cleared, when the BCM is in the active state, 5ms after the powertrain is activated allowing for soft-start to elapse. POWER\_GOOD# and OFF bits cannot be cleared as they always reflect the current state of the device.


The Busy bit can be cleared using CLEAR\_ALL Command (03h) or by writing either data value (40h, 80h) to PAGE (00h) using the STATUS\_BYTE (78h).

Fault reporting, such as SMBALERT# signal output, and host notification by temporarily acquiring bus master status is not supported.

If the BCM controller is powered through VDDB, it will retain the last telemetry data and this information will be available to the user via a PMBus Status request. This is in agreement with the PMBus standard, which requires that status bits remain set until specifically cleared. Note that in the case where the BCM  $V_{\rm HI}$  is lost, the status will always indicate an undervoltage fault, in addition to any other fault that occurred.

NONE OF THE ABOVE bit will be asserted if either the STATUS\_MFR\_SPECIFIC (80h) or the High Byte of the STATUS WORD is set.


#### **STATUS IOUT (7Bh)**



Unsupported bits are indicated above. A one indicates a fault.




#### STATUS\_INPUT (7Ch)




Unsupported bits are indicated above. A one indicates a fault.

#### STATUS\_TEMPERATURE (7Dh)



Unsupported bits are indicated above. A one indicates a fault.


#### STATUS\_CML (7Eh)



Unsupported bits are indicated above. A one indicates a fault.

The STATUS\_CML data byte will be asserted when an unsupported PMBus<sup>TM</sup> command or data or other communication fault occurs.


#### STATUS\_MFR\_SPECIFIC (80h)



The reverse operation bit, if asserted, indicates that the BCM is processing current in reverse. Reverse current reported value is not supported.

The BCM has hardware protections and supervisory limits. The hardware protections provide an additional layer of protection and have the fastest response time. The Hardware Protections Shutdown Fault, when asserted, indicates that at least one of the powertrain protection faults is triggered. This fault will also be asserted if a disabled fault event occurs after asserting any bit using the DISABLE\_FAULTS COMMAND.

The BCM UART is designed to operate with the controller UART. If the BCM UART CML is asserted, it may indicate a hardware or connection issue between both devices.



When the PAGE COMMAND (00h) data byte is equal to (00h), the BCM Reverse operation, Analog Controller Shutdown Fault, and BCM UART CML bit will return the result of the active BCM. The BCM UART CML will also be asserted if the active BCM stops responding. The BCM must communicate at least once to the internal controller in order to trigger this FAULT. The BCM UART CML can be cleared using the PAGE (00h) CLEAR\_FAULTS (03h) Command.



#### **READ\_VIN Command (88h)**

If PAGE data byte is equal to (01h), command will return the BCM's HI side voltage in the following format:

$$V_{HI\_ACTUAL} = V_{HI\_REPORTED} \bullet 10^{-1}(V)$$

## **READ\_IIN Command (89h)**

If PAGE data byte is equal to (01h), command will return the BCM's HI side current in the following format:

$$I_{HI\ ACTUAL} = I_{HI\ REPORTED} \bullet 10^{-3} (A)$$

If PAGE data byte is equal (00h), command will also return the BCM's HI side current.

#### **READ\_VOUT Command (8Bh)**

If PAGE data byte is equal to (01h), command will return the BCM's LO side voltage in the following format:

$$V_{LO\ ACTUAL} = V_{LO\ REPORTED} \cdot 10^{-1} (V)$$

## **READ\_IOUT Command (8Ch)**

If PAGE data byte is equal to (01h), command will return the BCM's LO side current in the following format:

$$I_{LO\ ACTUAL} = I_{LO\ REPORTED} \cdot 10^{-2} (A)$$

If PAGE data byte is equal (00h), command will also return the BCM's LO side current.

#### **READ TEMPERATURE 1 Command (8Dh)**

If PAGE data byte is equal to (01h), command will return the BCM's temperature in the following format:

$$T_{ACTIVAI} = \pm T_{REPORTED} (^{\circ}C)$$

If PAGE data byte is equal (00h), command will also return the BCM's temprature.

#### **READ\_POUT Command (96h)**

If PAGE data byte is equal to (01h), command will return the BCM's LO side power in the following format:

$$P_{LO\ ACTUAL} = P_{LO\ REPORTED}(W)$$

If PAGE data byte is equal to (00h), command will also return the BCM's LO side power.

MFR\_VIN\_MIN Command (A0h), MFR\_VIN\_MAX Command (A1h), MFR\_VOUT\_MIN Command (A4h), MFR\_VOUT\_MAX Command (A5h), MFR\_IOUT\_MAX Command (A6h), MFR\_POUT\_MAX Command (A7h)

These values are set by the factory and indicate the device HI side/LO side voltage and LO side current range and LO side power capacity.

If the PAGE data byte is equal to (00h - 01h), commands report the rated BCM HI side voltage minimum and maximum in Volts, LO side voltage minimum and maximum in Volts, LO side current maximum in Amperes and LO side power maximum in Watts.



#### **READ\_K\_FACTOR Command (D1h)**

If PAGE data byte is equal to (01h), command will return the BCM's K factor in the following format:

$$K\_FACTOR_{ACTUAL} = K\_FACTOR_{REPORTED} \cdot 2^{-16}(V/V)$$


The K factor is defined in the BCM to represent the ratio of the transformer winding and hence is equal to  $V_{LO}$  /  $V_{HI}$ .

#### **READ\_BCM\_ROUT Command (D4h)**

If PAGE data byte is equal to (01h), command will return the BCM's LO side resistance in the following format:

$$BCM_R_{LO\ ACTUAL} = BCM_R_{LO\ REPORTED} \bullet 10^{-5}(\Omega)$$

#### SET ALL THRESHOLDS Command (D5h)




The values of this register block are set in non-volatile memory and can only be written when the BCM is disabled.

This command provides a convenient way to configure all of the limits, or any combination of limits described previously using one command.

 $V_{\text{HI}}$  overvoltage, overcurrent and overtemperature values are all set to 100% of the specified supervisory limits by default and can only be set to a lower percentage.

To leave a particular threshold unchanged, set the corresponding threshold data byte to a value greater than (64h).

#### **DISABLE\_FAULT Command (D7h)**



Unsupported bits are indicated above. A one indicates that the supervisory fault associated with the asserted bit is disabled.

The values of this register block are set in non-volatile memory and can only be written when the BCM is disabled.

This command allows the host to disable the supervisory faults and respective statuses. It does not disable the powertrain analog protections or warnings with respect to the set limits in the SET\_ALL\_THRESHOLDS Command.

The HI side undervoltage can only be disabled to a pre-set low limit as specified in the mOnitored Telemetry Functional Reporting Range.



## The BCM Controller Implementation vs. PMBus™ Specification Rev 1.2

The BCM controller is an I<sup>2</sup>C compliant, SMBus<sup>™</sup> compatible device and PMBus command compliant device. This section denotes some deviation, perceived as differences from the PMBus Part I and Part II specification Rev 1.2.

**1.** The PMBus interface meets all Part I and II PMBus specification requirements with the following differences to the transport requirement.

Unmet DC parameter Implementation vs SMBus™ spec								
Symbol	Parameter	PMBus Interface		SME Rev	Units			
		Min	Max	Min	Max			
V <sub>IL</sub> [a]	Input Low Voltage	-	0.99	-	0.8	V		
V <sub>IH</sub> [a]	Input High Voltage	2.31	-	2.1	$V_{VDD\_IN}$	V		
I <sub>LEAK_PIN</sub> [b]	Input Leakage per Pin	10	22	-	±5	μΑ		

 $<sup>[</sup>a] V_{VDD IN} = 3.3V$ 

- The BCM controller accepts 38 PMBus command codes. Implemented commands execute functions as described in the PMBus specification.
  - Deviations from the PMBus specification:
    - a. Section 15, fault related commands
      - The Limits and Warnings unit is implemented as a percentage (%) range from decimal (0-100) of the factory set limits.

- **3.** The unsupported PMBus command code response as described in the Fault Management and Reporting:
  - Deviations from the PMBus specification:
    - a. PMBus section 10.2.5.3, exceptions
      - The busy bit of the STATUS\_BYTE as implemented can be cleared (80h). In order to maintain compatibility with the specification, (40h) can also be used.
  - Manufacturer Implementation of the PMBus Spec:
    - **a.** PMBus section 10.5, setting the response to a detected fault condition
      - All powertrain responses are pre-set and cannot be changed.
    - **b.** PMBus section 10.6, reporting faults and warnings to the Host
      - SMBALERT# signal and Direct PMBus Device to Host Communication are not supported. However, the PMBus™ interface will set the corresponding fault status bits and will wait for the host to poll.
    - c. PMBus section 10.7, clearing a shutdown due to a fault
      - There is no RESET pin or EN pin in the BCM. Cycling power to the BCM will not clear a BCM Shutdown. The BCM will clear itself once the fault condition is removed.
    - **d.** PMBus Section 10.8.1, corrupted data transmission faults:
      - Packet error checking is not supported.

#### **Data Transmission Faults Implementation**

This section describes data transmission faults as implemented in the BCM controller.

		Response	e to Host	STATUS_BYTE	STATUS_CML		
Section	Description	NAK	FFh	CML	Other Fault	Unsupported Data	Notes
10.8.1	Corrupted data						No response; PEC not supported
10.8.2	Sending too few bits			X	X		
10.8.3	Reading too few bits			X	X		
10.8.4	Host sends or reads too few bytes			X	X		
10.8.5	Host sends too many bytes	X		X		X	
10.8.6	Reading too many bytes		X	X	X		
10.8.7	Device busy	Χ	X				Device will ACK own address BUSY bit in STATUS_BYTE even if STATUS_WORD is set



 $<sup>[</sup>b] V_{BUS} = 5V$ 


## **Data Content Faults Implementation**

This section describes data content fault as implemented in the BCM controller.


Section	Description	Response to Host	STATUS_BYTE	STATUS_CML		Notes		
Section	Description	NAK	CML	Other Fault			Notes	
10.9.1	Improperly set read bit in the address byte	X	X	Х				
10.9.2	Unsupported command code	X	X		X			
10.9.3	Invalid or unsupported data		X			X		
10.9.4	Data out of range		X			X		
10.9.5	Reserved bits						No response; not a fault	




## **BCM in VIA Package Chassis (Lug) Mount Package Mechanical Drawing**



## **BCM in VIA Package PCB (Board) Mount Package Mechanical Drawin**



## **BCM in VIA Package PCB (Board) Mount Package Recommended Hole Pattern**





## **Revision History**

Revision	Date	Description	Page Number(s)
1.0	03/3/16	Initial release	n/a
1.1	05/2/16	New Power Pin Nomenclature	All
1.2	06/17/16	Notes update	2, 3, 10
1.3	08/01/16	Charts format update	13, 14, 15
1.4	09/26/16	Value of R correction for READ_BCM_ROUT	25
1.5	10/28/16	Content improvements PMBus Supported Commands update Pin Finish update	All 26 – 37 17
1.6	03/23/17	Added agency information Package drawings update	1, 18 39-41



# Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

Specifications are subject to change without notice.

#### **Vicor's Standard Terms and Conditions and Product Warranty**

All sales are subject to Vicor's Standard Terms and Conditions of Sale, and Product Warranty which are available on Vicor's webpage (http://www.vicorpower.com/termsconditionswarranty) or upon request.

#### **Life Support Policy**

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

#### **Intellectual Property Notice**

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and Foreign Patents and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

The products described on this data sheet are protected by the following U.S. Patents Pending.

**Vicor Corporation** 

25 Frontage Road Andover, MA, USA 01810 Tel: 800-735-6200 Fax: 978-475-6715

email

Customer Service: <a href="mailto:customer-customer-com/customer-c

