

TSM112

3.3V 5V 12V HOUSEKEEPING IC

- OVER VOLTAGE PROTECTION FOR 3.3V 5V AND 12V WITHOUT EXTERNAL COM-PONENTS
- UNDER VOLTAGE PROTECTION FOR 3.3V 5V AND 12V WITHOUT EXTERNAL COM-PONENTS
- OVER VOLTAGE PROTECTION FOR -12V OR -5V WITH EXTERNAL COMPONENTS
- EXTERNALLY ADJUSTABLE UNDER VOLT-AGE BLANKING DURING POWER UP
- POWER GOOD INPUT/OUTPUT
- EXTERNALLY ADJUSTABLE PG DELAY
- FAULT OUTPUT
- REMOTE OUTPUT
- EXTERNALLY ADJUSTABLE REMOTE DELAY
- PRECISION VOLTAGE REFERENCE
- 2kV ESD PROTECTION

DESCRIPTION

The TSM112 integrated circuit incorporates all sensing circuitry to regulate and protect from over voltage and under voltage a multiple output power supply (3.3V, 5V and 12V).

TSM112 incorporates all the necessary functions for Housekeeping features which allow safe operation in all conditions, and very high system integration.

TSM112 integrates a precise voltage reference.

APPL'C ATION

PC SMPS Triple Power Line Housekeeping IC (3.3V 5V 12\1)

ORDEP COLE

P ₂ rt	Temperature	Pack	kage	Marking	
Number	Range	Ν	D	warking	
TSM112CN	0 to 85°C	•		TSM112C	
TSM112CD	0 to 85°C		•	M112	

N = Dual in Line Package (DIP)

D = Small Outline Package (SO) - also available in Tape & Reel (DT)



PIN CONNECTIONS (top view)



PIN DESCRIPTION

Name	Pin #	Туре	Function	
Vcc	14	Power Supply	Positive Power Supply Line	
Gnd	7	Power Supply	Ground Line. 0V Reference For All Voltages	
Vs12	3	Analog Input	Over and Under voltage Sense Input Dedicated to the 12V Line ¹⁾	
Vs5	2	Analog Input	Over and Under voltage Sense Input Dedicated to the 5V Line ¹⁾	
Vs33	1	Analog Input	Over and Under voltage Sense Input Dedicated to the 3.3V Line ¹⁾	
Tuv	6	Timing Capacitor	Adjustable Under voltage Blanking Delay at Power Up (Setting Capacitor)	
Fault	13			
PI	5	Analog Input	wer Good Input. Detection of the Power Conditions	
PG	12	Open Collector	Power Good Output. PG output is High when the Power Conditions are OK	
Трд	11	Timing Capacitor	Adjustable Power Good Delay (Setting Capacitor)	
REM	9	Logic Input	Input Remote Control of the Complete System by the http://doi.nerboard (μController). Remote is active high. Switch OFF, Orl of the Power Supply. Reset of the Complete System after a FAULT Activation.	
Trem	10	Timing Capacitor	Adjustable Remote Delay (Setting Capacity)	
Vref	Vref 8 Voltage Reference 2.5V Reference for all Voltages		2.5V Reference for all Voltages	
EP	4	Analog Input	Extra Protection Circuit. Can be used for -12V or -5V Over Voltage Protection.	

1. Over and Under Voltage Inputs can go higher than Vcc within the allowed Max Rating range

ABSOLUTE MAXIMUM RATINGS

Symbol	DC Supply Voltag	Value	Unit
Vcc	DC Supply Voltage 1)	25	V
lout	Output Current Power Good	30	mA
lo	Output current for the Voltage reference	20	mA
VFault	Fault Ouput	5	V
Тор	Operating Free Air Trimperature Range	-55 to 125	°C
Pd	Power Dissipation	0.7	W
Tstg	Storage Temperature	-55 to 150	°C
ESD	Electiostatic Discharge	2	kV
Tuv	A liustable Under voltage Blanking At Power UP	5	V
<u>E</u> P	Extra Protection	5	V
יה 🗌	Power Good Input	5	V
PG	Power Good Output	5	V
Трд	Adjustable Power Good Delay	5	V
REM	Remote Control	5	V
Trem	Adjustable Remote Delay	5	V

1. All voltage values, except differential voltage are with respect to network ground terminal.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
Vcc	DC Supply Conditions	4.5 to 24	V
Toper	Operating Free Air Temperature Range	0 to 85	°C

2/7

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Condition	Min	Тур	Мах	Uni			
	Total C	Current Consumption							
lcc	Total Supply Current			3	5	mA			
Over Voltage and Under Voltage Protection									
Vov33	Over Voltage Sense 3.3V	Input can go higher than	3.8	4	4.2	V			
00000	Over voltage Gense 3.5V	Vcc	5.0	-	7.2	v			
Vov5	Over Voltage Sense 5V	ense 5V Input can go higher than Vcc		6.1	6.4	V			
Vov12	Over Voltage Sense12V	Input can go higher than Vcc	13.4	14.2	15	V			
Vuv33	Under Voltage Sense 3.3V		2.1	2.3	2.5	V			
Vuv5	Under Voltage Sense 5V		3.7	4	4.3	<u> </u>			
Vuv12	Under Voltage Sense 12V		9.2	10	10.8	V			
Vep	Extra Over voltage Protection Threshold			1 29		V			
Tfault	Fault Delay Before Latching	Internally Fixed Delay		1(3		μs			
	Under Voltage	Blanking During Power U	r	5					
Tuv	Under Voltage Blanking During Power	Cuv = 2.2µF	100	300	500	ms			
	Up (Vcc rising)	Adjustable Blanking							
Thuv	Blanking Threshold	Adjustusio Blanking		1.28		V			
mav	0	ower Good (FG)		1.20		v			
					I				
Vpgth	Power Good Voltage Threshold			1.28		V			
Vpghyst	Power Good Voltage Threshold Hysteresis	O^{φ}	S)	70		m∖			
Vpgol	Low Output Open Collector Saturation Voltage	Collector Current = 15mA			0.4	V			
lpgoh	High Output Open Collector Leakarje Current	PG Output = 5V			1	μA			
Tpgr	Power Good Output Rise Time	Load Capacitor = 100pF		1		μs			
Tpgf	Power Good Outru' i a'i Time	Load Capacitor = 100pF		1		μs			
Трд	Power Good Adjustable Delay	Load Capacitor Cpg=2.2µF	100	300	500	ms			
Plth	Power 'np it Detection Threshold			1.28		V			
		Fault							
Vfaultol	a alt Jutput Saturation Voltage Level	IFault = 1mA		1		V			
Ifault.	Fault Output Leakage Current Level	Vfault = 5V		1		μA			
-0-	Ren	note Control (REM)							
v, emth	Remote ON/OFF Input Voltage Threshold		0.7	0.8	1	V			
Vremih	High Input Remote Voltage		3.3	3.4		V			
Iremil	Low Input Remote Saturation Current				0.5	mA			
Trem1	Remote Adjustable Delay ON to OFF	Load Capacitor Crem=0.1µF	40	50	60	ms			
Trem2	Remote Adjustable Delay OFF to ON	Load Capacitor Crem=0.1µF	40	50	60	ms			
Voltage Reference									
Vref	Internal Voltage Reference	lo = 0mA	2.46	2.5	2.54	V			
Regline	Line regulation	lo = 0mA		4	10	m∖			
U -	5	4.5V <vcc<24v< td=""><td></td><td></td><td>-</td><td></td></vcc<24v<>			-				
Regline	Line regulation	lo = 10mA		15		m∖			
. toginio		4.5V <vcc<24v< td=""><td></td><td></td><td></td><td></td></vcc<24v<>							

Tamb = 25°C and Vcc = 17V (unless otherwise specified)

1. Do not short circuit the Vref Pin





57

4/7



Figure 3 : Figure 3 : Detailed Internal Schematic

PRINCIPLE OF OPERATION AND APPLICATION HINTS

TSM112: Housekeeping IC.

TSM112 is a one chip solution for all PC SMPS: it integrates on one chip the Housekeeping Circuitry (Over Voltage and Under Voltage protections, with adequate sequencing).

Triple Power Line Protection.

The TSM112 Housekeeping Circuit is dedicated to 3.3V, 5V and 12V power lines protection. It integrates a Precision Voltage Reference, a Triple Over Voltage Protection Circuit and a Triple Under Voltage Protection Circuit as well as all the necessary logic and transient timing management circuits for optimal and secure communication with the motherboard, during start up, switch off and stabilized conditions.

Over Voltage Protection

The Over Voltage Protection Circuit is n ade of three comparators with internal voltage inresholds (Vov33, Vov5, Vov12) which do not require any external components for proper operation. The outputs of these three comparators are ORed.

Under Voltage Protection

The Under Vortage Protection Circuit is made of three comparators with internal voltage thresholds (Vuv2's Vuv5, Vuv12) which do not require any external components for proper operation. The putputs of these three comparators are ORed, and blanked by an internal delay circuitry (Power Up Blanking - Tuv) which can be adjusted with an external capacitor (Cuv). This allows that during power up, the under voltage protection circuit is inhibited.

Latch OFF

The Over Voltage and Under Voltage Circuits outputs are again ORed before activating a latch. When activated, this latch commands the full switch OFF of the three main power lines (3.3V, 5V, 12V) by an external link between the housekeeping and the primary PWM circuits via the main optocoupler or any other device . Note that the Under Voltage Circuit, after Power Up UV blanking, bears no other delay to the latch setting input whereas the Over Voltage circuit bears an additional Tfault delay time. This allows an efficient protection against Output Short Circuit conditions.

Power Good

The Over Voltage and Under Voltage Circuits are Ored to switch the Power Good output active (PG) to warn the motherboard that the voltage of at least one of the finite power lines is out of range. The PG activation bears an internal Tpg delay circuitry which can be adjusted with an external capacitor $\langle c, \rho g \rangle$.

Reincle Control

Trianks to this information link to the motherboard, a resetting signal to the latch is achievable with the Remote pin (REM). When the Remote pin is active, the external Fault link between Housekeeping circuit and the PWM generator is active (high = PWM OFF) and the PG pin is active (high). Note that to reset effectively the latch, a minimum width Remote pulse should be applied thanks to an internal delay circuitry (Trem) which can be adjusted with an external capacitor (Crem).

PACKAGE MECHANICAL DATA

14 PINS - PLASTIC PACKAGE



Dim		Millimeters	~		Inches	
Dim.	Min.	Тур.	N.~,x.	Min.	Тур.	Max.
a1	0.51			0.020		
В	1.39	/	1.65	0.055		0.065
b		0.5		0	0.020	
b1		6 25			0.010	
D		$C_{\mathcal{L}}$	20			0.787
E		8.5			0.335	
е	.00	2.54			0.100	
e3		15.24			0.600	
F			7.1			0.280
i 🗙			5.1			0.201
L		3.3			0.130	
2	1.27		2.54	0.050		0.100
)05)050let	e					

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics

> © 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom

© http://www.st.com

لرجا