## 5 life.augmented <br> L9960 L9960T

## Automotive ETC H-bridge

## Datasheet - production data



## Features

- AEC-Q100 qualified
- Flexible driving strategy via configurable pins PWM/DIR (IN1/IN2)
- RDSon $<400 \mathrm{~m} \Omega$ (full path at $\mathrm{T}_{\mathrm{j}}=150^{\circ} \mathrm{C}$ )
- Operating battery supply voltage from 4.5 V up to 28 V
- Operating VDD5 supply voltage from 4.5 V to 5.5 V
- Input switching frequency up to 20 kHz
- Built in charge pump supporting $100 \%$ duty cycle
- Logic levels compatible to 3.3 V and 5 V
- Monitoring of VDD5 supply voltage with bidirectional switch-off pin
- Current limitation SPI-adjustable in four steps.
- Output stage current limitation with dependence on temperature
- 2 Programmable voltage and current slew rate control
- Short circuit and programmable thermal warning and shutdown thresholds
- Open Load diagnosis in ON condition
- All I/O pins can withstand up to 19 V
- SPI interface for configuration and diagnosis
- Two independent enable/disable pins NDIS and DIS and SOPC (Switch-off Path Check) available
- Spread Spectrum function for EMI reduction
- Available in single (L9960) and Twin (L9960T) option, both in PSSO36 package


## Description

The device is an integrated H -Bridge for resistive and inductive loads for automotive applications, such as throttle control actuators or exhaust gas recirculation control valves.

The driving strategy is enhanced by configurable PWM / DIR pins and IN1/IN2.

The H-Bridge contains integrated free-wheel diodes. In case of freewheeling condition, the low-side only is switched on in parallel of its diode to reduce power dissipation.
The integrated Serial Peripheral Interface (SPI) makes it possible to adjust device parameters, to control all operating modes and read out diagnostic information.

Table 1. Device summary

| Order code | Package | Packing |
| :---: | :---: | :---: |
| L9960 |  | Tube |
| L9960TR |  | Tape and Reel |
| L9960T |  | Tube |
| L9960T-TR |  | Tape and Reel |

## Contents

1 Block diagram and pin description ..... 7
1.1 Block diagram ..... 7
1.2 Pin description ..... 8
1.2.1 PowerSSO36 package ..... 8
2 Application description ..... 11
2.1 Functionality ..... 11
2.2 Example of application circuit ..... 12
3 General electrical characteristics ..... 14
3.1 Absolute maximum ratings ..... 14
3.2 Thermal ratings ..... 15
3.3 Range of functionality ..... 15
3.4 Electrical characteristics ..... 16
3.5 Timing characteristics ..... 17
4 Functional description ..... 18
4.1 Device supply ..... 18
4.1.1 Functional State ..... 18
4.1.2 Vps power supply ..... 18
4.1.3 VDD5 regulated voltage supply ..... 22
4.1.4 VDDIO voltage supply ..... 26
4.1.5 Device supply electrical characteristics ..... 27
4.2 Power on reset (POR) and SW reset ..... 27
4.2.1 Power on reset (POR) electrical characteristics ..... 29
4.3 System clock electrical characteristics ..... 29
4.4 Hardware self check (HWSC) and LBIST ..... 30
4.4.1 HWSC test procedure ..... 30
4.4.2 HWSC/LBIST electrical characteristics ..... 32
4.5 Digital input controls ..... 33
4.5.1 Bridge functional modes ..... 33
4.5.2 Disable inputs DIS and NDIS ..... 36
4.5.3 Control inputs DIR and PWM ..... 37
4.5.4 Digital inputs control electrical characteristics ..... 41
4.6 Driver configuration ..... 42
4.6.1 Slew rate control ..... 42
4.6.2 Current slew rate ..... 42
4.6.3 Voltage slew rate ..... 43
4.6.4 Current limitation ..... 46
4.7 Driver protections ..... 54
4.7.1 Over-temperature protection ..... 54
4.7.2 Over-temperature monitoring electrical characteristics ..... 56
4.7.3 Short-circuit to battery: over-current detection in low-side transistors ..... 57
4.7.4 Short-circuit to ground: over-current detection in high-side transistor ..... 58
4.7.5 Load in short-circuit ..... 58
4.7.6 Over-current detection electrical characteristics ..... 59
4.8 Diagnostics and registers descriptions in case of validity bit configuration 60
4.8.1 Diagnostic Reset strategy ..... 60
4.8.2 Diagnostic reset bit ..... 60
4.8.3 Global Failure Bit NGFAIL definition ..... 63
4.8.4 Diagnostic of "Over-current" in on-state ..... 64
4.8.5 Diagnostic of "Open Load" in on-state ..... 68
4.8.6 On-state diagnostics electrical characteristics ..... 69
4.8.7 Off-state diagnostic ..... 70
4.8.8 Off-state diagnostic electrical characteristics ..... 72
4.9 SPI ..... 72
4.9.1 Protocol description ..... 73
4.9.2 SPI command and response words format ..... 74
4.9.3 Read ASIC traceability number ..... 76
4.9.4 Read Asic VHDL version ..... 77
4.9.5 Parity bit ..... 77
4.9.6 SPI communication mode (Parallel and Daisy chain mode) ..... 78
4.9.7 Communication check ..... 79
4.9.8 Electrical characteristics ..... 80
5 Package information ..... 88
5.1 PowerSSO-36 (exposed pad) package mechanical data ..... 88
6 Related document ..... 91
7 Revision history ..... 92
5

## List of tables

Table 1. Device summary ..... 1
Table 2. Pin definition (PSSO36twin die) and function ..... 9
Table 3. Absolute maximum ratings ..... 14
Table 4. Thermal ratings ..... 15
Table 5. Range of functionality ..... 15
Table 6. Bridge output drivers. ..... 16
Table 7. Timing characteristics ..... 17
Table 8. VPS_UV ..... 19
Table 9. VPS_UV_REG ..... 19
Table 10. VPS electrical characteristics ..... 20
Table 11. UV_PROT_EN ..... 20
Table 12. UV_PROT_EN_echo ..... 20
Table 13. UV WIN ..... 21
Table 14. UV_WIN_echo ..... 21
Table 15. UV_CNT_REACHED ..... 21
Table 16. VDD_UV_REG ..... 23
Table 17. VDD_UV ..... 23
Table 18. VDD OV REG ..... 24
Table 19. VDD_OV ..... 24
Table 20. VDD_OV_L[2:0] ..... 25
Table 21. VDD5 voltage monitoring Electrical characteristics ..... 26
Table 22. Device supply electrical characteristic ..... 27
Table 23. SW reset [1:0] ..... 28
Table 24. POR status ..... 28
Table 25. POR electrical characteristics ..... 29
Table 26. System clock electrical characteristics ..... 29
Table 27. NSPREAD ..... 29
Table 28. NSPREAD_echo. ..... 29
Table 29. HWSC/LBIST Trigger ..... 30
Table 30. HWSC/LBIST_status ..... 31
Table 31. HWSC/LBIST electrical characteristics ..... 32
Table 32. VVL_MODE ..... 34
Table 33. VVL_MODE echo ..... 34
Table 34. TVVL[3:0] ( $\mu \mathrm{s}$ ) ..... 34
Table 35. TVVL_echo[3:0] ..... 35
Table 36. BRIDGE_EN ..... 36
Table 37. NDIS_status ..... 37
Table 38. DIS_status ..... 37
Table 39. Normal mode H-bridge input. ..... 37
Table 40. IN1/IN2 mode H -bridge input ..... 37
Table 41. VVL mode H-bridge input ..... 38
Table 42. TSW low_current ..... 38
Table 43. TSW_low_current_echo ..... 39
Table 44. Digital inputs control electrical characteristics ..... 41
Table 45. ISR ..... 42
Table 46. Range current slew rate ..... 42
Table 47. ISR_echo ..... 43
Table 48. VSR ..... 43
Table 49. Voltage slew rate ..... 43
Table 50. VSR echo ..... 43
Table 51. NOSR ..... 44
Table 52. NOSR_echo ..... 44
Table 53. TDSR ..... 44
Table 54. TDSR_ECHO ..... 44
Table 55. ILIM_REG ..... 46
Table 56. CL[1:0] ..... 49
Table 57. CL echo[1:0 ..... 49
Table 58. OTwarn_thr_var ..... 50
Table 59. OTwarn_thr_var_echo ..... 50
Table 60. OTsd_thr_var ..... 51
Table 61. OTsd_thr_var_echo ..... 51
Table 62. Electrical characteristics ..... 52
Table 63. NOTSD ..... 54
Table 64. NOTSD_REG ..... 54
Table 65. OTWARN_TSEC_EN ..... 55
Table 66. OTWARN_TSEC_EN_echo ..... 55
Table 67. OTWARN ..... 56
Table 68. OTWARN REG ..... 56
Table 69. Over-temperature monitoring electrical characteristics ..... 56
Table 70. Over-current detection electrical characteristics ..... 59
Table 71. DIAG_CLR_EN ..... 61
Table 72. DIAG_CLR_EN_echo ..... 61
Table 73. Status bits description ..... 61
Table 74. Diagnostics bits description ..... 62
Table 75. NGFAIL ..... 63
Table 76. Diagnostic of "Over-current" in on-state ..... 64
Table 77. Error_count[3:0] ..... 66
Table 78. TDIAG1 ( $\mu \mathrm{s}$ ) ..... 66
Table 79. TDIAG1_echo[2:0] ..... 67
Table 80. OL_ON ..... 68
Table 81. OL_ON_STATUS [1:0] ..... 68
Table 82. Open Load in ON-state electrical characteristics ..... 69
Table 83. TRIG ..... 70
Table 84. DIAG_OFF[2:0] ..... 71
Table 85. Off-state diagnostic electrical characteristics ..... 72
Table 86. SPI command word format ..... 74
Table 87. SPI response word format ..... 74
Table 88. Supplier ID code ..... 75
Table 89. Silicon version identifier ..... 75
Table 90. Wafer coordinatee ..... 76
Table 91. Traceability code and wafer number ..... 76
Table 92. CC_latch ..... 79
Table 93. Config_CC ..... 79
Table 94. Config_CC_state_echo7 ..... 79
Table 95. Electrical characteristics serial data output ..... 80
Table 96. SPI electrical characteristics ..... 81
Table 97. SPI communication command and answer words ..... 83
Table 98. SPI communication configuration ..... 85
Table 99. PowerSSO-36 (exposed pad) package mechanical data ..... 89
Table 100. Document revision history ..... 92

## List of figures

Figure 1. Block diagram for L9960 ..... 7
Figure 2. Pin connection of L9960 version (top view) ..... 8
Figure 3. Pin connection of L9960T version (top view) .....  8
Figure 4. Application diagram ..... 11
Figure 5. Application schematic (example) ..... 12
Figure 6. Detailed block diagram ..... 13
Figure 7. Example of VDD5 slopes ..... 16
Figure 8. External power supply circuitry ..... 18
Figure 9. Battery voltage monitoring - case1 ..... 21
Figure 10. Battery voltage monitoring - case2 ..... 22
Figure 11. VDD5 under voltage monitoring ..... 23
Figure 12. VDD5 over voltage monitoring ..... 24
Figure 13. POR timing diagram ..... 28
Figure 14. HWSC timing diagram ..... 31
Figure 15. HWSC state diagram ..... 32
Figure 16. Bridge STATE diagram ..... 33
Figure 17. Bridge STATE diagram in VVL mode ..... 34
Figure 18. Bridge STATE diagram in IN1/IN2 modeBridge STATE diagram in IN1/IN2 mode ..... 36
Figure 19. 4 cases of high-side/low-side activation (normal mode) ..... 39
Figure 20. 4 cases of high-side/low-side activation (IN1/IN2 mode) ..... 40
Figure 21. Ideal waveforms of switching with slew rate control ..... 45
Figure 22. Tdiag2 blanking time depend of Vps voltage ..... 46
Figure 23. Slew rate switching strategy ..... 47
Figure 24. Current limitation schemes ..... 48
Figure 25. Effect of the temperature diagram ..... 49
Figure 26. Thermal current limitation adjustment. ..... 55
Figure 27. Example of low-side transistor low impedance short circuit to battery ( $\mathrm{I}<\mathrm{l}_{\mathrm{oc} \text { _ }}$ ) ..... 57
Figure 28. Over-current detection ..... 58
Figure 29. Example of correct Overcurrent detection ..... 64
Figure 30. Example of NO Overcurrent detection by Tdiag2 ..... 65
Figure 31. Current diagnostic state diagram for each MOS ..... 66
Figure 32. Open load timing diagram. ..... 69
Figure 33. Structure and detection criteria . ..... 70
Figure 34. Open load off state diagnosis diagram ..... 71
Figure 35. SPI SDO update at 2nd SPI command ..... 73
Figure 36. SPI SDO is clocked on SCLK rising edge ..... 73
Figure 37. In case of no SCLK edge when NCS=0 ..... 73
Figure 38. Wafer XY coordinate. ..... 76
Figure 39. Daisy chain operation example. ..... 78
Figure 40. SPI timings ..... 82
Figure 41. PowerSSO-36 (exposed pad) package mechanical drawing ..... 88

## 1 Block diagram and pin description

### 1.1 Block diagram

Figure 1. Block diagram for L9960


### 1.2 Pin description

### 1.2.1 PowerSSO36 package

Figure 2. Pin connection of L9960 version (top view)


Figure 3. Pin connection of L9960T version (top view)


Table 2. Pin definition (PSSO36twin die) and function

| Pin \# | Pin name | Function | $\begin{aligned} & \text { I/O } \\ & \text { Type } \end{aligned}$ |
| :---: | :---: | :---: | :---: |
| 1 | PGND1 | Power Ground | GND |
| 2 | SCLK1 | SPI Serial Clock Input (internal pull-down) | 1 |
| 3 | SDI1 | SPI Data In Input (internal pull-down) | 1 |
| 4 | SDO1 | SPI Serial Data Out. Tri-state output buffer, Transfers data to the $\mu \mathrm{C}$ | 0 |
| 5 | OUT1A | Output of DMOS half bridge 1 [device A] | 0 |
| 6 |  |  |  |
| 7 | NDIS1 | Bidirectional Enable pin: open drain output pulled low in case of VDD over/under voltage. If the input is pulled low OUT 1-2 go to tri-state. | I/O |
| 8 | AGND1 | Analog Ground pin | GND |
| 9 | VDD5 | Regulated 5V supply | 1 |
| 10 | NC | Not connected pin |  |
| $11^{(1)}$ | IN1B | Input Half Bridge 1 (internal pull-down) [device B]. Acting as PWM at power-up, can be configured to IN1 via SPI frame | 1 |
| $12^{(1)}$ | IN2B | Input Half Bridge 2 (internal pull-down) [device B]. Acting as DIR at power-up, can be configured as IN2 via SPI frame. | 1 |
| $13^{(1)}$ | VS2 | Power supply voltage for Power Stages (external reverse protection required) | I |
| $14^{(1)}$ |  |  |  |
| $15^{(1)}$ | CP2 | Tank capacitor for Charge Pump output | 0 |
| $16^{(1)}$ | DIS2 | Disable pin: if it is pulled high Out1-2 are in tri-state (internal pull-up) | 1 |
| $17^{(1)}$ | NCS2 | SPI Chip Select Input (internal pull-up) | 1 |
| $18^{(1)}$ | OUT2B | Output of DMOS half bridge 2 [device B] | O |
| $19^{(1)}$ | PGND2 | Power Ground | GND |
| $20^{(1)}$ | SCLK2 | SPI Serial Clock Input (internal pull-down) | 1 |
| $21^{(1)}$ | SDI2 | SPI Data In Input (internal pull-down). | 1 |
| $22^{(1)}$ | SDO2 | SPI Serial Data Out | 0 |
| $23^{(1)}$ | OUT1B | Output of DMOS half bridge 1 [device B]. multi-bonding | 0 |
| $24^{(1)}$ |  |  |  |
| $25^{(1)}$ | NDIS2 | Bidirectional Enable pin: open drain output pulled low in case of VDD over/under voltage. If the input is pulled low OUT 1-2 go to tri-state. | I/O |
| $26^{(1)}$ | AGND2 | Analog Ground pin | GND |
| 27 | VDDIO | Regulated 3.3/5V supply for SDO output buffer | 1 |
| 28 | NC | Not connected pin | - |
| 29 | IN1A | Input Half Bridge 1 (internal pull-down) [device A]. Acting as PWM at power-up, can be configured to IN1 via SPI | 1 |
| 30 | IN2A | Input Half Bridge 2 (internal pull-down) [device A]. Acting as DIR at power-up, can be configured as IN2 via SPI. | 1 |

Table 2. Pin definition (PSSO36twin die) and function (continued)

| Pin \# | Pin name | Function | I/O <br> Type |
| :---: | :---: | :--- | :---: |
| 31 | VS1 | Power supply voltage for Power Stages (external reverse protection <br> required) | I |
| 32 | CP1 | Charge Pump output | O |
| 33 | CIS1 | Disable pin: if it is pulled high Out1-2 are in tri-state (internal pull-up) | I |
| 34 | DCS1 | SPI Chip Select Input (internal pull-up) | I |
| 35 | NCI | O |  |
| 36 | OUT2A | Output of DMOS half bridge 2 [device A]. multi-bonding |  |
| EP | AGND1 | Exposed Pad connected to PCB Ground |  |

1. For L9960 version in PSSO36, the pins from 11 to 26 are not connected.

## 2 Application description

Figure 4. Application diagram


### 2.1 Functionality

The L9960 is dedicated to be part of an H-Bridge module for automotive applications. The module is used for DC motor driving in applications like ETC, EGR or swirl flap. The module is implemented with a microcontroller, an input filter (fulfillment of the EMC/EMI requirements) and an over-voltage protection diode (optional).

### 2.2 Example of application circuit

Figure 5. Application schematic (example)


Figure 6. Detailed block diagram


## 3 General electrical characteristics

### 3.1 Absolute maximum ratings


#### Abstract

Warning: Warning: stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the absolute maximum ratings conditions for extended periods may affect the device reliability.


Table 3. Absolute maximum ratings

| Symbol | Parameter | Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {ps }}$ | Supply voltage | Continuous | -1 | 40 | V |
| $V_{\text {out } 1,2}$ | Output voltage | Continuous. OUT is limited by VPS | -1 | 40 | V |
| VDD5 | Logic supply voltage | $0 \mathrm{~V}<\mathrm{Vps}<40 \mathrm{~V}$ | -0.3 | 19 | V |
| VDDIO | SDO supply voltage | $0 \mathrm{~V}<\mathrm{Vps}<40 \mathrm{~V}$ | -0.3 | 19 | V |
| VCP | VCP output voltage | - | -0.3 | Vps+5 | V |
| $\mathrm{V}_{\text {IN }}$ | Logic input voltage (NCS, SDI, SCLK, DIR, PWM, DIS, NDIS) | $0 \mathrm{~V}<\mathrm{Vps}<40 \mathrm{~V}$ | -0.3 | 19 | V |
| $\mathrm{V}_{0}$ | Logic output voltage (SDO, NDIS) |  | -0.3 | 19 | V |
| - | Human body model ESD compliance for pins: OUTx,VPS (not tested at ATE) ${ }^{(1)}$ | HBM (100 pF/1.5 kohm) | -4 | 4 | kV |
| - | Human body model ESD compliance for other pins than OUTx, VPS (not tested at ATE) | HBM (100 pF/1.5 kohm) | -2 | 2 | kV |
| - | Charge Device Model ESD compliance for all pins (not tested at ATE) | CDM; according to Q100-011 classification C3B | $\begin{aligned} & -750 \\ & -500 \end{aligned}$ | $\begin{aligned} & 750^{(2)} \\ & 500^{(3)} \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| - | ISO 7637 pulses | Cf. standards | - | - | - |
| - | Latch-up immunity | According to JEDEC 78 class 2 level A |  |  |  |

1. Versus GND.
2. Corner pins.
3. All pins.

Note: $\quad$ Test circuit according to HBM (EIA/JESD22-A114-B) and CDM (EIA/JESD22-C101-C).

### 3.2 Thermal ratings

Table 4. Thermal ratings

| Symbol | Parameter | Condition | Min | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| Tstore | Storage temperature | - | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {Th j-case }}$ | Junction-case thermal <br> resistance | With power applied on 2 <br> power MOS | - | 2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

### 3.3 Range of functionality

All voltages refer to GND.
Currents are positive into and negative out of the specified pin.
Table 5. Range of functionality

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {ps }}$ | Supply voltage | Up to 40 V for transient pulses | $\mathrm{V}_{\text {ps_uv_off }}$ | 14 | 28 | V |
| dVps/dt | Supply voltage slew rate (Application info) | Up to 28 V | -20 |  | 20 | V/ $/ \mathrm{s}$ |
| VDD5 | Logic supply voltage | - | VDD5_uv | 5 | VDD5_ov | V |
| dVdd5/dt | Supply voltage slew rate (Application info) | See shapes here below | -35 |  | 100 | V/ms |
| $V_{i}$ | Logic input voltage (SDI, SCLK, NCS, DI, NDIS, DIR, PWM) | See also Max ratings | -0.3 |  | VDD5_ov | V |
| VDDIO | SDO, NDIS output voltage | - | 3 | - | 5.5 | V |
| $\mathrm{f}_{\text {spi }}$ | SPI max clock frequency | Guaranteed up to a value of 5 MHz | - | - | 5 | MHz |
| $\mathrm{f}_{\mathrm{pwm}}$ | PWM frequency | Guaranteed up to a value of 20 kHz | - | - | 20 | kHz |
| $\mathrm{T}_{\mathrm{j}}$ | Junction temperature | (1) | -40 | - | 170 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Failure condition | 170 | - | OTsd | ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \hline \mathrm{R} \\ & \mathrm{~L} \end{aligned}$ | Equivalent load range (Application info) | - | $\begin{aligned} & 0.5 \\ & 0.3 \end{aligned}$ | - | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | Ohm mH |

1. The device is qualified according to mission profile covering 1300 hrs at $\mathrm{T}_{\mathrm{j}}=170^{\circ} \mathrm{C}$.

Figure 7. Example of VDD5 slopes


### 3.4 Electrical characteristics

$\mathrm{Tj}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ unless otherwise specified.
VDD5 $=4.5 \mathrm{~V}$ to 5.5 V unless otherwise specified.
$\mathrm{Vps}=4 \mathrm{~V}$ to 28 V unless otherwise specified.
All voltages refer to GND. Currents are positive into and negative out of the specified pin.
Table 6. Bridge output drivers

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {dson_tot }}$ | Half bridge total Rdson (High-side + Low-Side) | $\begin{aligned} & \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \text { to } 25^{\circ} \mathrm{C}, \\ & \mathrm{I}_{\text {out }}=3 \mathrm{~A} ; 4 \mathrm{~V}<\mathrm{V}_{\mathrm{ps}}<7 \mathrm{~V} \end{aligned}$ | - | - | 300 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \text { to } 170^{\circ} \mathrm{C}, \\ & \mathrm{~T}_{\text {case }} \leq 140^{\circ} \mathrm{C} \\ & \mathrm{I}_{\text {out }}=3 \mathrm{~A} ; 4 \mathrm{~V}<\mathrm{V}_{\mathrm{ps}}<7 \mathrm{~V} \end{aligned}$ | - | - | 450 |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \text { to } 25^{\circ} \mathrm{C}, \\ & \mathrm{I}_{\text {out }}=9 \mathrm{~A} ; \mathrm{V}_{\mathrm{ps}}>7 \mathrm{~V} \end{aligned}$ | - | - | 300 |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C}, \\ & \mathrm{I}_{\text {out }}=7.5 \mathrm{~A} ; \mathrm{V}_{\mathrm{ps}}>7 \mathrm{~V} \end{aligned}$ | - | - | 400 |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \text { to } 170^{\circ} \mathrm{C}, \\ & \mathrm{~T}_{\text {case }} \leq 140^{\circ} \mathrm{C} \\ & \mathrm{l}_{\text {out }}=7.5 \mathrm{~A} ; \mathrm{V}_{\mathrm{ps}}>7 \mathrm{~V} \end{aligned}$ | - | - | 450 |  |
| $V_{\text {bd_h }}$ | Body diode forward voltage drop High-side transistor | Idiode $=9 \mathrm{~A}$ | - | 2 | 3 | V |
| $\mathrm{V}_{\text {bd_I }}$ | Body diode forward voltage drop Low-side transistor | Idiode $=9 \mathrm{~A}$ | - | 2 | 3 | V |

### 3.5 Timing characteristics

Table 7. Timing characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {don }}$ | Delay time for switch-on | $\begin{array}{\|l} \hline \mathrm{R}_{\text {load }} 6 \Omega, \text { ISR }=1 ; \text { VSR }=1 \\ \text { PWM edge } \rightarrow 10 \%, V_{\text {out }}\left(\text { or } 10 \% \mathrm{I}_{\text {out }}\right. \text { ) } \end{array}$ | - | - | 10.5 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{R}_{\text {load }} 6 \Omega$, ISR $=0 ; \mathrm{VSR}=0$ <br> PWM edge $\rightarrow 10 \%$, $\mathrm{V}_{\text {out }}$ (or $10 \% \mathrm{I}_{\text {out }}$ ) | - | - | 11.5 | $\mu \mathrm{s}$ |
|  |  | NOSR mode: <br> PWM edge $\rightarrow 10 \%, \mathrm{~V}_{\text {out }}$ (or $10 \% \mathrm{I}_{\text {out }}$ ) | - | - | 7 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {doff }}$ | Delay time for switch-off | $\begin{aligned} & \mathrm{R}_{\text {load }} 6 \Omega, \text { ISR }=1 ; \text { VSR }=1 \\ & \mathrm{PWM} \text { edge } \rightarrow 90 \% \mathrm{~V}_{\text {out }}\left(\text { or } 90 \% \mathrm{I}_{\text {out }}\right) \end{aligned}$ | - | - | 12 | $\mu \mathrm{s}$ |
|  |  | $\begin{array}{\|l\|} \hline \mathrm{R}_{\text {load }} 6 \Omega, \text { ISR }=0 ; \mathrm{VSR}=0 \\ \text { PWM edge } \rightarrow 90 \%, \mathrm{~V}_{\text {out }}\left(\text { or } 90 \% \mathrm{I}_{\text {out }}\right) \end{array}$ | - | - | 13 | $\mu \mathrm{s}$ |
|  |  | NOSR mode PWM edge $\rightarrow 90 \% \mathrm{~V}_{\text {out }}$ (or $90 \% \mathrm{I}_{\text {out }}$ ) | - | - | 5.5 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\mathrm{d}}$ | Delay time: symmetry | $\left\|T_{\text {don }}-T_{\text {doff }}\right\|$ NOSR mode | - | - | 5 | $\mu \mathrm{s}$ |
|  |  | IT $\mathrm{T}_{\text {don }} \mathrm{T}_{\text {doff }}$ ISR/VSR mode | 2 | - | 8 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {rise_L }}$ | Low-side transistor rise time | Non selectable by SPI $10 \%-90 \% V_{\text {out }}, l_{\text {load }}=3 \mathrm{~A}$ | 0.04 | - | 0.5 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {fall_L }}$ | Low-side transistor fall time |  | 5 | - | 10 | $\mu \mathrm{s}$ |

## 4 Functional description

### 4.1 Device supply

The L9960 is supplied through 3 pins connected to 3 different external voltage supply sources:

- VPS, battery voltage to supply the bridge,
- VDD5, 5 V regulated voltage to supply chip digital I/O's,
- VDDIO, the supplying SDO output buffer voltage.


### 4.1.1 Functional State

Following functional states are defined for L9960:

- Normal Mode
- supply voltages are present and no failure. H-bridge is driven by the selected driving control mode (PWM/DIR, IN1/IN2) and it is configurable via SPI (i.e slew rate, current limitation and overcurrent thresholds, OT warning thresholds).
- Tri-state
- H-bridge gate drivers are disabled due to a fault independently from PWM signal (IN1 or IN2). Once the fault condition is disappeared, L9960 restarts working without dedicated fault recovery procedure.
- Disabled
- H-bridge is disabled due to a fault condition and it is necessary to execute the dedicated procedure to initialize the device (please review the below table for the dedicated procedure for each fault). In case the fault is related to an overvoltage or undervoltage on VDD5, the H-bridge is set to tri-state with NDIS low.
Note: $\quad$ Please review the dedicated Section 4.8.1: Diagnostic Reset strategy in application note.


### 4.1.2 Vps power supply

VPS pin is the power supply of the H -bridge. A filter could be implemented, mainly to fulfill the EMC requirements, and an over-voltage protection diode can also be added (optional).

Figure 8. External power supply circuitry


## Tri-state mode power consumption

Depending on the error detection affecting L9960, the bridge is switched to tri-state. In this status the output leakage current is less than "lout" (refer to Table 22) on the overall range of functionality (Vps and temperature ranges).

## Normal and VVL modes power consumption

In normal and VVL modes, the current consumption on Vps is mainly based on the output current delivered to the load and the High-Side Power MOS supply consumption.

## Battery voltage monitoring

The Vps voltage is monitored internally to detect undervoltage and overvoltage conditions on power supply line.
When Vps decreases below the under-voltage threshold "Vps_uv" longer than a filter
"Tvps_uv", the bridge is disabled (SPI communication is still working).
The filtering time "Tvps_uv" is implemented to avoid unwanted detection due to parasitic glitches when Vps increases as well as decreases.

As soon as the voltage rises again above the Vps under-voltage threshold (hysteresis implemented), the bridge is switched back to normal mode driven by DIR and PWM levels (or IN1/IN2). All the settings are kept as before the under-voltage event. No PWM toggle is necessary to restart the H -bridge if the condition is disappeared.

The Vps voltage monitoring information is readable via SPI by VPS_UV bit which is not latched.

Table 8. VPS_UV

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | Vps > Vps_uv longer than Tvps_uv | Default value |
| 1 | Vps < Vps_uv longer than Tvps_uv | - |

The info is available in position R 0 of the answer frame 8a.
The information is also readable by VPS_UV_REG bit which is latched.
Table 9. VPS_UV_REG

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | latched Vps > Vps_uv longer than Tvps_uv | Default value |
| 1 | latched Vps < Vps_uv longer than Tvps_uv | - |

The info is available in position R5 of the answer frame 8 a .

## Battery voltage monitoring electrical characteristics

$\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}, \mathrm{VDD5}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Vps}=4 \mathrm{~V}$ to 28 V unless otherwise specified.
All voltages refer to GND. Currents are positive into and negative out of the specified pin.
Table 10. VPS electrical characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Vs_clamp_neg | Negative clamp on <br> VPS battery line | -3 A from VPS, 3 ms | -2.5 | - | -0.5 | V |
| Vps_uv_off | Vps under-voltage <br> threshold | Vps decreasing | 3.7 | - | 4.2 | V |
| Vps_uv_on | Vps under-voltage <br> threshold | Vps increasing | 4.2 | - | 4.7 | V |
| Vps_uv_hys | Vps under-voltage <br> hysteresis | - | 0.1 | - | 1 | V |
| Tvps_uv | Vps under-voltage <br> filtering time <br> (guaranteed by scan) | Digital filter | 1 | - | 3 | $\mu \mathrm{~s}$ |

## Undervoltage protection

A counter is implemented to measure if two consecutive Vps under-voltage events occur within a fixed time frame, defined by the parameter (UV_WIN), which is programmable via SPI in two different values: 20 or $40 \mu$ s; if it happens, a specific bit named "UV_CNT_REACHED" is set to 1 and the bridge is disabled.

The "UV_PROT_EN" bit is used to enable the counter UV_WIN and an echo answer is available. In below listed tables, the configuration and functions for each of these parameters are shown:

Table 11. UV_PROT_EN

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | Counter and disabling protection are not enabled | Reset value |
| 1 | Counter and disabling protection are enabled | - |

Note: (-) available in position D3 of the SPI command frame 4.
Table 12. UV_PROT_EN_echo

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | Echo counter and disabling protection not enabled | Reset value |
| 1 | Echo counter and disabling protection enabled | - |

Note: $\quad(-)$ available in position $R 3$ of the SPI answer frame $7 b$.

Table 13. UV_WIN

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | UV_WIN window is set to $20 \mu \mathrm{~s}$ | Reset value |
| 1 | UV_WIN window is set to $40 \mu \mathrm{~s}$ | - |

Note: (-) available in position D0 of the SPI command frame 4.
Table 14. UV_WIN_echo

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | Echo: UV_WIN window is set to $20 \mu \mathrm{~s}$ | Reset value |
| 1 | Echo: UV_WIN window is set to $40 \mu \mathrm{~s}$ | - |

Note: $\quad(-)$ available in position $R 0$ of the SPI answer frame $7 b$.
Table 15. UV_CNT_REACHED

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | No VS under voltage events closer than UV_WIN | Default Value |
| 1 | Two VS under voltage events closer than UV_WIN | - |

Note: $\quad(-)$ available in position $R 5$ of the SPI answer frame 8c.
If this UV protection option is not enabled, an indefinite number of consecutive battery under-voltage events can occur with the only action taken by the device to disable the bridge, when the battery level is below "vps_uv threshold".
Figure 9 and Figure 10 show the cases of VPS UV events are greater or less than 2 in the time frame defined by UV_WIN.

## Case 1 (no enabled protection)

The first VPS transition under the VPs_uv_off threshold is disregarded, due to the event duration less than Tvps_uv.

After the second UV transition on Vps, the bridge is put in tri-state. As the protection has not been enabled via UV_PROT bit, the H-bridge keeps on switching between On-state and tri-state.

Figure 9. Battery voltage monitoring - case1


Figure 10. Battery voltage monitoring - case2


## Case 2

In this scenario, after the second UV transition on VPS, with the enabled protection via UV_PROT set to 1, if two UV events occur by the UV_WIN timeframe expiration, the Hbridge is set in Disable condition consequently.

### 4.1.3 VDD5 regulated voltage supply

The VDD5 Input voltage is provided by an external power supply, supplying the corresponding L9960 digital I/O's.

When VDD5 is not supplied, there is only a small leakage current sank from VPS, see parametric table with condition VDD5 $<0.7 \mathrm{~V}$.

## Voltage supply range

The L9960 has a VDD5 operating voltage supply range from "VDD5_uv" up to "VDD5_ov" thresholds, however, the absolute maximum rating is defined up to 19 V DC.

## VDD5 under-voltage detection

NDIS status depends on the UV event duration affecting VDD5:

- When the VDD5 voltage falls below the under-voltage detection threshold "VDD5_uv_th" longer than a filter "TVDD5_uv1", the bridge is switched to disable.
- When VDD5 voltage falls below the under-voltage detection threshold "VDD5_uv_th" longer than "TVDD5_uv2", the condition is feedbacked to control logic, pulling LOW the pin NDIS, NDIS pin is pulled to LOW.

When VDD5 voltage increases above the "VDD5_uv_th" threshold (hysteresis and TVDD5_uv1 filtering implemented), under-voltage condition is removed and L9960 keeps all the settings set.
The NDIS pin is released when under-voltage condition is removed, in condition that NDIS was hold at least for a minimum time "Thold_ndis".

The UV detection information is readable via 2 diagnostics bits called VDD_UV_REG (latched) and VDD_UV (unlatched).

Table 16. VDD_UV_REG

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | Latched Vdd > Vdd_uv longer than Tvdd_uv1 | Default Value |
| 1 | Latched Vdd < Vdd_uv longer than Tvdd_uv1 | - |

Note: $\quad(-)$ available in position R1 of the SPI answer frame 8 .
Table 17. VDD_UV

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | Vdd > Vdd_uv longer than Tvdd_uv1 | Default Value |
| 1 | Vdd < Vdd_uv longer than Tvdd_uv1 | - |

Note: (-) available in position $R 0$ of the SPI answer frame $12 b$.
Figure 11. VDD5 under voltage monitoring


## VDD5 over-voltage protection

Although the VDD5 input pin and all I/O's withstand up to 19 V , an over-voltage circuitry is implemented to ensure that the bridge is kept in disable condition when VDD5 voltage is higher than the VDD5 over-voltage threshold (VDD5_ov_th) for duration longer than "TVDD5_ov".

This VDD5 over-voltage condition is also feedbacked directly to NDIS pin, by pulling NDIS to LOW after the filter time "TVDD5_ov".
The NDIS pin is released when VDD5 voltage decreases below the "VDD5_ov_th" threshold and wait hysteresis as well as TVDD5_ov filtering implemented + Thold_ndis filter time are expired.

The information is readable via 2 diagnostics bits called VDD5_OV_REG (latched) and VDD_OV (unlatched).

Table 18. VDD_OV_REG

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | Latched Vdd < Vdd_ov_th longer than Tvdd_ov | Default Value |
| 1 | Latched Vdd > Vdd_ov_th longer than Tvdd_ov | - |

Note: $\quad(-)$ available in position $R 2$ of the SPI answer frame $8 a$.
Table 19. VDD_OV

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | Vdd < Vdd_ov_th longer than Tvdd_ov | Default value |
| 1 | Vdd > Vdd_ov_th longer than Tvdd_ov | - |

Note: $\quad(-)$ available in position R1 of the SPI answer frame $12 b$.
In case of VDD5 over-voltage condition, the bridge is kept in disable until the over-voltage condition is removed (hysteresis as well as TVDD5_ov filtering implemented).

Figure 12. VDD5 over voltage monitoring


This information is filtered, and reported in NGFAIL (Global Failure Bit NGFAIL definition on page 63).
A counter is available to inform about the overvoltage event length (guaranteed by scan).
The counter starts as soon as VDD5_OV event occurs.
The counter stops for the following conditions:

- when its max value was reached,
- when the VDD5_OV condition is removed.

The VDD5_OV length information is readable in a latched 3 bits word called VDD5_OV_L. These 3 bits define the time range of the current counter value, according to the following table:

Table 20. VDD_OV_L[2:0]

| Bit status | $\min$ | $\max$ | Condition |
| :---: | :---: | :---: | :---: |
| 000 | not used | - | - |
| 001 | No VDD_OV event | - | default value |
| 010 | T_vdd_ov | 10 ms | - |
| 011 | 10 ms | 30 ms | - |
| 100 | 30 ms | 100 ms | - |
| 101 | 100 ms | 300 ms | - |
| 110 | 300 ms | 1000 ms | - |
| 111 | 1000 ms | - | - |

Note: (-) available in positions R11/R10/R9 of the SPI answer frame 12a.

- A new VDD5_OV event overwrites previous VDD5_OV length, except if the new event length is shorter than the value defined in VDD5_OV_L.
- A reading of VDD5_OV_L through SPI clears the current value; if event is still present when SPI reading occurs, the counter restarts counting until VDD5_OV condition is removed or counter itself has reached its max value.


## VDD5 voltage monitoring electrical characteristics

$\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}, \mathrm{VDD5}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Vps}=4 \mathrm{~V}$ to 28 V unless otherwise specified.
All voltages refer to GND. Currents are positive into and negative out of the specified pin.
Table 21. VDD5 voltage monitoring Electrical characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| VDD5_uv_th | VDD5 under-voltage detection threshold | VDD5 decreasing <br> Valid for the extended <br> range of temperature (1) | 4.45 | - | 4.7 | V |
| VDD5_uv_hys | VDD5 under-voltage hysteresis | VDD5 increasing | 10 | - | 50 | mV |
| TVDD5_uv1 | VDD5 under-voltage filtering time for <br> bridge switched to Tri-state | Vpor < VDD5 < <br> VDD5_uv_off <br> Digital filter (guaranteed <br> through scan) | 2 | - | 3.25 | ms |
| TVDD5_uv2 | VDD5 under-voltage filtering time for <br> NDIS pin pulled to "LOW" level | VDD5 decreasing <br> Digital filter (guaranteed <br> through scan) | 415 | - | 625 | ms |
| VDD5_ov_th | VDD5 over-voltage detection threshold | VDD5 increasing <br> Valid for the extended <br> range of temperature | 5.2 | - | 5.55 | V |
| TVDD5_ov | VDD5 over-voltage filtering time | VDD5 increasing <br> Digital filter (guaranteed <br> through scan) | 2 | - | 3.25 | ms |
| VDD5_ov_hys | VDD5 over-voltage hysteresis | VDD5 decreasing | 10 | - | 50 | mV |
| NDIS_VOL | NDIS output ON state threshold | On Load current = 5 mA | 0 | - | 0.4 | V |
| Thold_ndis | NDIS Hold time | Minimum time before <br> releasing NDIS after fault <br> disappearance <br> (guaranteed through scan) | 2 | - | 3.25 | ms |

1. Extended range of temperature $\left(150,170{ }^{\circ} \mathrm{C}\right)$

### 4.1.4 VDDIO voltage supply

In order to ensure a full compatibility with 5 V and 3.3 V MCU peripherals, a pin VDDIO is dedicated to supply the output buffer of SDO.

The overall current consumption on VDDIO is "IVDDIO".

### 4.1.5 Device supply electrical characteristics

$\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150{ }^{\circ} \mathrm{C}$, VDD5 $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Vps}=4 \mathrm{~V}$ to 28 V unless otherwise specified.
All voltages refer to GND. Currents are positive into and negative out of the specified pin.
Table 22. Device supply electrical characteristic

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {ps }}$ | Power supply current | $\begin{aligned} & \hline \text { VDD5 < } 0.7 \mathrm{~V} ; \mathrm{Vps}<16 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{j}}<85^{\circ} \mathrm{C} \text {; L9960 } \end{aligned}$ | - | 10 | 40 | $\mu \mathrm{A}$ |
|  |  | $\begin{array}{\|l} \hline \text { VDD5 }<0.7 \mathrm{~V} ; \mathrm{Vps} \geq 16 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{j}}>85^{\circ} \mathrm{C} ; \text { L9960 } \\ \hline \end{array}$ | - | - | 180 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{F}_{\mathrm{PWM}}=0 ; \mathrm{I}_{\text {out }}=0 \\ & (\mathrm{L9960}, \mathrm{L9960T}) \end{aligned}$ | - | - | 5 | mA |
|  |  | $\begin{aligned} & \text { For } \mathrm{F}_{\mathrm{PWM}}=20 \mathrm{kHz} ; \mathrm{I}_{\text {out }}=0 \\ & (\mathrm{~L} 960) \end{aligned}$ | - | - | 5 | mA |
|  |  | $\begin{aligned} & \text { For } \mathrm{F}_{\mathrm{PWM}}=20 \mathrm{kHz} ; \mathrm{I}_{\text {out }}=0 \\ & (\mathrm{~L} 9960 \mathrm{~T}) \end{aligned}$ | - | - | 10 | mA |
| $\mathrm{I}_{\text {out }}$ | Leakage current on output | Bridge in tri-state <br> All current sources switched OFF <br> Measured between OUT1 and OUT2 | -100 | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{cc}}$ | Logic-supply current | VDD5 >VDD5_uv_on $\mathrm{F}_{\mathrm{PWM}}=0$, for L9960 for L9960T |  |  | $\begin{gathered} 9 \\ 18 \end{gathered}$ | mA |
|  |  | $\begin{aligned} & \text { FPWM }=20 \mathrm{kHz} \\ & \text { for L9960 } \\ & \text { for L9960T } \end{aligned}$ |  |  | $\begin{gathered} 9 \\ 18 \end{gathered}$ |  |
| $I_{\text {VDDIo }}$ | SPI controller current consumption on VDDIO | SDO not connected (L9960) for L9960T |  |  | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | mA |

### 4.2 Power on reset (POR) and SW reset

$P O R$ is a low active internal reset signal, leading the H-bridge in tri-state. It is released in case the VDD5 is higher than the POR threshold (hysteresis implemented). The POR input has an hysteresis to avoid unstable behaviors during ramp up and down of VDD5.

The POR is active for VDD5 from OV to [Vpor + Vpor_hys] (POR threshold + hysteresis).
When RESET state is active, the bridge is switched to tri-state.
When VDD5 voltage increases above the POR (Power On Reset) threshold (hysteresis implemented), the L9960 starts with all the settings reset to their default values.
In Figure 13 is shown an example of POR timing diagram.
At point 1, due to a POR condition on VDD5 supply, the POR signal is set to low and it is released after $300 \mu \mathrm{~s}$. L9960 is in disable state and the LBIST+HWSC (condition 2) is
executed by application SW by HWSC/LBIST Trigger bit. If it passed the H-bridge switches to Normal Mode after the first PWM transition.

At point 4 is shown the case, in which a SW reset is enabled by $\mu \mathrm{C}$, with no impact on internal POR signal.

Figure 13. POR timing diagram


The SW reset configuration comes into a 2 bits register
Table 23. SW reset [1:0]

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 01 | SW reset command | - |
| All except 01 | no action | - |

Note: $\quad(-)$ available in positions D10/D9 of the SPI command frame 2.
The SW reset lasts 2 clock periods.
The device goes back to RESET state immediately in case of POR condition on VDD5 or in case of SW reset.
This reset is asynchronous, with a synchronous release.
After a POR condition on VDD5 or a SW reset, the register bit called "POR" is set to " 1 "; it is cleared by read back via SPI.
Once cleared, this bit indicates a further Power On Reset.
Table 24. POR status

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | After SPI reading (not submitted to DIAG_CLR_EN) | - |
| 1 | after Power On Reset | Default value |

Note: (-) available in the R11 bit position in SPI answer frame $7 e$.

### 4.2.1 Power on reset (POR) electrical characteristics

$\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}, \mathrm{VDD5}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Vps}=4 \mathrm{~V}$ to 28 V unless otherwise specified.
All voltages refer to GND. Currents are positive into and negative out of the specified pin.
Table 25. POR electrical characteristics

| Symbol | Parameter | Condition | Min. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {por }}$ | POR threshold | VDD5 decreasing | 3 | 3.7 | V |
| $\mathrm{~V}_{\text {por_hys }}$ | POR hysteresis | For VDD5 increasing, Bridge is switched <br> ON at VDD5_uv_off+VDD5_uv_hys or <br> (Vpor + Vpor_hys) | 0.1 | 0.3 | V |
| $\mathrm{~T}_{\text {por }}$ | POR filtering time | VDD5 decreasing <br> Analog filtering (guaranteed by design) | 0.01 | 4 | $\mu \mathrm{~s}$ |
| $\mathrm{~T}_{\text {d_pow }}$ | Power-on delay time | DIR = PWM = NDIS = 1/DIS = <br> (guaranteed by scan) | - | 300 | $\mu \mathrm{~s}$ |
| $\mathrm{~V}_{\text {por_int }}$ | POR threshold on <br> internal regulator | - | 1 | 3 | V |

### 4.3 System clock electrical characteristics

$\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150{ }^{\circ} \mathrm{C}$, VDD5 $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Vps}=4 \mathrm{~V}$ to 28 V unless otherwise specified.
All voltages refer to GND. Currents are positive into and negative out of the specified pin.
Table 26. System clock electrical characteristics

| Symbol | Parameter | Condition | Min. | Typ | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: |
| Fclock | Internal System clock | $\pm 10 \%$ accuracy | 4.5 | 5 | 5.5 | MHz |

A Spread Spectrum function can be an optional solution to reach EMC performance. The effect is a reduction on emission peak values by spreading the energy in the frequency domain.

Table 27. NSPREAD

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | Spread Spectrum Activate | Reset value |
| 1 | Spread Spectrum Disable | - |

Note: (-) available in the R2 position in SPI answer frame 4.
A register report the echo of NSPREAD Config: "NSPREAD echo"
Table 28. NSPREAD_echo

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | echo Spread Spectrum Activate | Default value |
| 1 | echo Spread Spectrum Disable | - |

Note: (-) available in the $R 2$ position of the SPI answer frame $7 b$.

### 4.4 Hardware self check (HWSC) and LBIST

The target of the hardware self check is to check the proper function of the VDD5 over voltage detection. Due to the fact that over voltage is impossible in a proper working ECU, it is necessary to simulate an over voltage situation, by changing the over voltage threshold during HWSC/LBIST test.
The target of the LBIST is to cover the disable path of the device, for safety aspects.
As long as the HWSC/LBIST has not been performed (indicated by the signal
HWSC/LBIST_done = "0") the bridge outputs remain disabled in tri-state.
The start condition for the HWSC/LBIST is triggered by a SPI bit "HWSC/LBIST Trigger". It is considered as a valid command only after a POR or a SW reset or a failed HWSC/BIST. If passed, it cannot be triggered again and the SPI answer remains the same.

HWSC/LBIST can be re-triggered only in case of FAIL result, or SW reset.
Table 29. HWSC/LBIST Trigger

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | HWSC/LBIST not requested | Reset value |
| 1 | request for HWSC/LBIST | - |

Note: $\quad(-)$ available in the D8 position in SPI command frame 2, please refer to Application Note for MISO response in case of SW reset and for HWSC trigger.

### 4.4.1 HWSC test procedure

Once the HWSC is started, the reference voltage of the VDD5 over-voltage comparator is reduced to VDD5 over-voltage disable threshold in HWSC mode "VDD5_ov_hwsc" by the signal o_VDD5_ov_ref as shown in the Figure 14 below.

At the same time, the filters "Thwsc_fil", "Thwsc_ref" and "Thwsc_dur" are started.
"Thwsc_dur" indicates the duration of the LBIST test.
"Thwsc_dur" indicates the duration of the dynamical adjustment of the VDD overvoltage threshold.

In case the VDD5 over-voltage comparator indicates an over voltage condition when the filter time "Thwsc_fil" has expired the HWSC status bits are indicating test successfully passed.

In case the VDD5 over-voltage indicates no over voltage condition when the filter time "Thwsc_fil" has expired the HWSC status bits are set to indicate test failed.

In case the filter time Thwsc_fil is not yet fully expired at the end of "Thwsc_ref" (e.g. due to several restarts of "Thwsc_fil") the HWSC status bits are set to indicate test failed.

After "Thwsc_ref" has expired, the reduced VDD5 over-voltage comparator reference voltage returns back to the VDD5 over voltage disable threshold "Vdd_ov_th".
tHWSC is re-triggered with every transition of the VDD5 OV comparator from "0" to "1"
In Figure 14 "o_VDD5_ov_ref" is a internal signal which controls the reduction of the VDD5 over voltage threshold

Figure 14. HWSC timing diagram


## Stop conditions for HWSC test

The HWSC is stopped by one of the following conditions:

- HWSC duration time "Thwsc_dur" has expired
- in case of a reset condition (RESET active)

Once the HWSC duration time "Thwsc_dur" has expired the internal signal HWSC_done is set to "1", independently of the HWSC result.

## HWSC failed

In case the HWSC has failed or is not done, all outputs are disabled.
HWSC is not done if was not triggered or if is not finished ("Thwsc_dur" not expired)

## Result of HWSC/LBIST test

HWSC/LBIST test status (3 bits) is requested by SPI command "states request 1":
Table 30. HWSC/LBIST_status

| Bit status (b2 b1 b0) | Description | Condition |
| :---: | :--- | :---: |
| $0 x x$ | HWSC/LBIST not done | Default value |
| 100 | HWSC/LBIST done - HWSC FAIL/LBIST FAIL |  |
| 101 | HWSC/LBIST done - HWSC running/LBIST PASS |  |
| 110 | HWSC/LBIST done - HWSC FAIL/LBIST PASS |  |
| 111 | HWSC/LBIST done - HWSC PASS/LBIST PASS |  |

Note: (-) available in the R8/R7/R6 positions in SPI answer frame 8a.

Figure 15. HWSC state diagram


### 4.4.2 HWSC/LBIST electrical characteristics

$\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}, \mathrm{VDD5}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Vps}=4 \mathrm{~V}$ to 28 V unless otherwise specified. All voltages refer to GND. Currents are positive into and negative out of the specified pin.

Table 31. HWSC/LBIST electrical characteristics

| Pos. | Symbol | Parameter | Condition | Min. | Max. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: |
| 6.1 | VDD5_ov_hw | VDD5 over-voltage disable <br> threshold in HWSC mode | - | 3.7 | 4.2 | V |
| 6.2 | Thwsc_ch_ov | Analog settling time for changing <br> in HWSC mode and back | Settling time for changing the <br> VDD5 overvoltage disable <br> threshold <br> includes analog filter time t_FIL, <br> (guaranteed by design) | 0 | 10 | $\mu \mathrm{~s}$ |
| 6.3 | Thwsc_dur | HWSC duration time | (guaranteed through scan) | 100 | 160 | $\mu \mathrm{~s}$ |
| 6.4 | Thwsc_fil | HWSC filter time | (guaranteed through scan) | 40 | 70 | $\mu \mathrm{~s}$ |
| 6.5 | Thwsc_ref | HWSC reference time | (guaranteed through scan) | 80 | 130 | $\mu \mathrm{~s}$ |
| 6.6 | - | LBIST coverage for the disable <br> path | (design info) | 95 | - | $\%$ |
| 6.7 | LBIST_dur | LBIST duration at start-up | (guaranteed through scan) | - | 4.34 | ms |

### 4.5 Digital input controls

All the digital inputs and outputs of the 29960 must be compatible with 3.3 V and 5 V CMOS technologies, but must also withstand up to 19 V .

### 4.5.1 Bridge functional modes

Three functional modes are available on L9960, listed below:

- Normal mode (via PWM / DIR)
- VVL
- IN1 / IN2


## Normal mode

L9960 is in Normal Mode when the PWM / DIR control interface is selected.
In the below example in showed the case of LS active freewheeling.
Figure 16. Bridge STATE diagram


## VVL mode

VVL mode is programmed through a dedicated SPI command "VVL mode" (configuration 3). This mode is used to drive valves in Forward or Reverse mode.

Figure 17. Bridge STATE diagram in VVL mode


Programming the bridge in normal or VVL mode is performed through dedicated SPI command to setup the MODE configuration bit:

Table 32. VVL_MODE

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | No VVL mode | Reset value |
| 1 | VVL mode | - |

Note: (-) available in the D10 bit position in SPI command frame 5.
The status of the VVL is echoed through SPI configuration request
Table 33. VVL_MODE echo

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | No VVL mode | Reset value |
| 1 | VVL mode | - |

Note: $\quad(-)$ available in the R11 bit position in SPI answer frame 7c.
In VVL mode, once PWM is set to LOW, the bridge is put in tri-state after a programmable time "Tvvl" from Ous to 26 ms by register define below.

Table 34. TVVL[3:0] ( $\mu \mathrm{s}$ )

| $\mathbf{4}$ bits combination | Description | Condition |
| :---: | :--- | :---: |
| 0000 | 0 | Not to be used <br> if IN1/IN2 <br> interface is <br> selected |
| 0001 | 6.4 |  |
| 0010 | 12.6 | - |
| 0011 | 24.8 | - |
| 0100 | 50.4 | - |
| 0101 | 100 | - |
| 0110 | 200 |  |
| 0111 | 400 |  |

Table 34. TVVL[3:0] ( $\mu \mathrm{s}$ ) (continued)

| 4 bits combination | Description | Condition |
| :---: | :--- | :---: |
| 1000 | 800 | - |
| 1001 | 1600 | - |
| 1010 | 3200 | - |
| 1011 | 6500 | - |
| 1100 | 13000 | - |
| 1101 | 26000 | - |
| 1111 | 26000 | Reset value |

Note: (-) available in the D9/D8/D7/D6 bit position in SPI command frame 5.
VVL mode is deactivated (no tri-state phase) when the current limitation is active
The status of the TVVL is echoed through SPI configuration request
Table 35. TVVL_echo[3:0]

| $\mathbf{4}$ bits Status combination | Description |  |
| :---: | :---: | :--- |
| 0000 | 0 |  |
| 0001 | 6.4 | Not to be used if IN1/IN2 interface is selected |
| 0010 | 12.6 |  |
| 0011 | 24.8 |  |
| 0100 | 50.4 | - |
| 0101 | 100 | - |
| 0110 | 200 | - |
| 0111 | 400 | - |
| 1000 | 800 | - |
| 1001 | 1600 | - |
| 1010 | 3200 | - |
| 1011 | 6500 | - |
| 1100 | 13000 | - |
| 1101 | 26000 | - |
| 1111 | 26000 | Default value |

Note: $\quad(-)$ available in the $R 10 / R 9 / R 8 / R 7$ bit position in SPI answer frame 7c.

## IN1_IN2 mode

This mode changes the meaning of PWM/DIR and allows driving directly the half-bridge.
To enable this mode is necessary:

1. Program a dedicated spi register (configuration2: IN1_IN2_if) set to '1'.
2. PWM/DIR (IN1/IN2) inputs must be low to latch and apply the configuration (see Note).

Note: $\quad$ In order to set back the default driving control mode (PWM/DIR) the same procedure has to be followed: the SPI command bit IN1_IN2_if bit has to be set to '0' and IN1=IN2 has to be set to '0' to latch and apply the configuration.

Status of SPI register (IN1_IN2_if) and its internally latched version are available through SPI (configuration request 2: "(IN1_IN2_if)" echo and "IN1_IN2_if_latched_echo")

Figure 18. Bridge STATE diagram in IN1/IN2 modeBridge STATE diagram in IN1/IN2 mode


### 4.5.2 Disable inputs DIS and NDIS

The pin DIS is internally pulled-up and high active.
When DIS is active (set to HIGH), the bridge is set to disabled independently from the internal clock (asynchronous switch-off path), whatever the state of the DIR and PWM inputs. All the data stored in SPI registers are not reset and SPI communication with the MCU is still possible.

When DIS is inactive (set to LOW) and NDIS is active (set to HIGH), the bridge is controlled by the DIR and PWM inputs, synchronously. After DIS or NDIS release, the bridge waits for the next PWM rising edge before being released from disable (see Note).
The pin NDIS is internally pulled down and high active.
When NDIS is inactive (set to LOW) either by NDIS pin or by protection schemes, the bridge is set disabled independently from the internal clock (asynchronous switch-off path), whatever the state of the DIR and PWM inputs. All the data stored in SPI registers are not reset and SPI communication with the MCU is still possible.

The "real-time" state of the bridge is a bit called "BRIDGE_EN". It reflects the disabling of the bridge, (including disabling by internal protection schemes), and not the tri-state linked to VVL mode activation.

Note: $\quad$ In case of IN1/IN2 mode, a rising edge either on IN1 or on IN2 is valid to release the disable mode. A minimum delay of 1 us is suggested to be applied between DIS fall edge and rising edge on driving control pins.

Table 36. BRIDGE_EN

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | Bridge disabled | Default value |
| 1 | Bridge Enabled | - |

Note: $\quad(-)$ available in the R9 bit position in SPI answer frame 8a.
The $\mu \mathrm{C}$ should be able to perform a SOPC (Switch-off path check). For that purpose, the status of each disable line is also provided through SPI status of the followings pins: NDIS, DIS, VDD5_OV, VDD5_UV.

The status of NDIS and DIS can be monitored by 2 SPI registers:
Table 37. NDIS_status

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | NDIS pin = ' 0 ' | - |
| 1 | NDIS pin $=' 1$ ' | - |

Note: (-) available in the R11 bit position in SPI answer frame 8a.
Table 38. DIS_status

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | DIS pin = '0' | - |
| 1 | DIS pin = '1' | - |

Note: (-) available in the R10 bit position in SPI answer frame 8a.

### 4.5.3 Control inputs DIR and PWM

The pins DIR and PWM are internally pulled down. In normal mode, the bridge is controlled by these two inputs according to the following below table:

Table 39. Normal mode H-bridge input

| DIR | PWM | OUT1_HS | OUT1_LS | OUT2_HS | OUT2_LS | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 | 1 | Forward |
| 0 | 1 | 0 | 1 | 1 | 0 | Reverse |
| x | 0 | 0 | 1 | 0 | 1 | Freewheeling |

Note: $\quad$ A minimum pulse width of $1 \mu$ s has to be guaranteed on driving control pins PWM/DIR for the relative command acknlowdgement by internal logic.

In IN1/IN2 mode, the bridge is controlled by these two inputs according to the table below:
Table 40. IN1/IN2 mode H-bridge input

| Inputs |  | Outputs (MOS Driver) |  |  |  | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| IN2 (DIR) | IN1 (PWM) | OUT1_HS | OUT1_LS | OUT2_HS | OUT2_LS |  |
| 0 | 0 | 0 | 1 | 0 | 1 | LS Freewheeling |
| 0 | 1 | 1 | 0 | 0 | 1 | Forward |

Table 40. IN1/IN2 mode H-bridge input (continued)

| Inputs |  | Outputs (MOS Driver) |  |  |  | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| IN2 (DIR) | IN1 (PWM) | OUT1_HS | OUT1_LS | OUT2_HS | OUT2_LS |  |
| 1 | 0 | 0 | 1 | 1 | 0 | Reverse |
| 1 | 1 | 1 | 0 | 1 | 0 | HS Freewheeling ${ }^{(1)}$ |

1. It is advised against using this recirculation option in IN1/IN2 mode as L9960 is not safely protected against external failures (i.e SCG). For IN1/IN2 mode only it is advised to recirculate (active freewheeling) on low-side drivers only.

Note: $\quad$ A minimum pulse width of $1 \mu$ s has to be guaranteed on driving control pins PWM/DIR for the relative command acknlowdgement by internal logic.

In VVL mode, the bridge is controlled by these two inputs and according to the VVL status as described in the table below:

Table 41. VVL mode H-bridge input

| DIR | PWM | VVL phase | OUT1_HS | OUT1_LS | OUT2_HS | OUT2_LS | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | no active | 1 | 0 | 0 | 1 | Forward |
|  | with PWM=1 |  | 1 | 1 | 0 | Reverse |  |
| 0 | 1 |  | 0 | 1 | 0 | 1 | Freewheeling |
| x | 0 | T < TVVL | 0 | 0 | 0 | 0 | Tri-state |
| x | 0 | T > TVVL | 0 |  |  |  |  |

A specific dead-time "TSW" is implemented between high-side and low-side transistors switching to avoid cross-conduction. It applies when switching from on-state to freewheeling state and viceversa, regardless the actual way to drive the H-bridge (PWD/DIR or IN1/IN2). The total delay may be related to the switching Current slew rate selected by SPI.

The dead time is managed in the digital design, using analog feedback information from the gate driver.
> Event (1) "i_gate_fb" falling edge
-> Event (2) "i_out_on" falling edge
The action is taken based on the last event
A function (TSW_low_current) can be activated in case of load current is too low or inverted (due to Back EMF effect) at the time of entering into freewheel phase, since in these cases the Voltage slew rate specification cannot be achieved. This solution allows managing low output current cases, where i_gate_fb is not the last event and it works both when the bridge is driver by PWM/DIR and IN1/IN2.

This solution can be deactivated for debugging purposes.
Table 42. TSW_low_current

| Bit config | Description | Condition |
| :---: | :--- | :---: |
| 0 | Tsw activated on i_gate_fb only | - |
| 1 | Tsw activated on the last event between i_gate_fb or i_out_on | Reset value |

Note: (-) available in the D2 bit position in SPI command frame 3.
A register report the echo of Tsw_low_current Config: "Tsw_low_current echo"
Table 43. TSW_low_current_echo

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | echo Tsw activated on i_gate_fb only | - |
| 1 | echo Tsw activated on the last event between i_gate_fb or i_out_on | Default value |

Note: $\quad(-)$ available in the $R 3$ bit position in SPI answer frame 7a.
By convention (normal mode), for DIR=1, the current flows from OUT1 to OUT2, for DIR $=0$, the current flows from OUT2 to OUT1.

Figure 19.4 cases of high-side/low-side activation (normal mode)


If IN1/IN2 mode is selected the convention is the following:

- IN1=1, IN2=0 -> OUT1=1, OUT2=0 (Forward)
- IN1=0, IN2=1 -> OUT1=0, OUT2=1 (Reverse)
- IN1=0, IN2=0 -> OUT1=0, OUT2=0 (Freewheeling Low-Side)
- IN1=1, IN2=1 -> OUT1=1, OUT2=1 (Freewheeling High-Side)

Figure 20. 4 cases of high-side/low-side activation (IN1/IN2 mode)


Note: Please refer to warning message.
An active freewheeling is automatically set, at the end of the dead time, which means that the power transistor in parallel to the internal freewheeling diode is switched on during freewheeling phase.
This should lead to a power dissipation decrease when driving inductive loads.

Warning: In case of current limitation event in IN1/IN2 mode, the freewheeling is automatically set back to LS drivers.

It is advised against selecting the HS recirculation in IN1/IN2 mode as L9960 is not safely protected against external failures (i.e SCG).

For IN1/IN2 mode it is advised to recirculate (active freewheeling) on low-side drivers only.
For PWM mode the recirculation is set by design on LS drivers only.

### 4.5.4 Digital inputs control electrical characteristics

$\mathrm{Tj}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, VDD5 $=4.5 \mathrm{~V}$ to 5.5 V , $\mathrm{Vps}=4 \mathrm{~V}$ to 28 V unless otherwise specified.
All voltages refer to GND. Currents are positive into and negative out of the specified pin.
Table 44. Digital inputs control electrical characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ih }}$ | Digital input voltage HIGH (NDIS, DIS, DIR, PWM) | Valid for the extended range of temperature (note ${ }^{(1)}$ ) | 1.75 | - | $\begin{aligned} & \text { VDD5 } \\ & +0.3 \end{aligned}$ | V |
| $\mathrm{V}_{\text {il }}$ | Digital input voltage LOW (NDIS, DIS, DIR, PWM) | Valid for the extended range of temperature | -0.3 | - | 0.75 | V |
| $V_{\text {ihys }}$ | Hysteresis of digital input voltage (NDIS, DIS, DIR, PWM) |  | 100 | - | 1000 | mV |
| $\mathrm{l}_{\text {inl }}$ | Input current source for DIS | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$ | -100 | - | -30 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {in }}=5 \mathrm{~V}$ no back supply vs. the inputs allowed | -5 | - | 5 |  |
|  |  | $V_{\text {in }}=19 \mathrm{~V}$ <br> Device is kept in tri-state | -50 | - | 130 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {inh }}$ | Input current sink for: NDIS / DIR / PWM |  | 30 | - | 100 | $\mu \mathrm{A}$ |
|  |  | $V_{\text {in }}=19 \mathrm{~V}$ Device stays in normal state <br> (linh_NDIS VDD5>VDD5_UV) | 30 | - | 100 |  |
|  |  | $\begin{aligned} & \hline \mathrm{V}_{\text {in }}<0.75 \mathrm{~V} \\ & \text { (linh_NDIS } \\ & \text { VDD5>VDD5_UV) } \end{aligned}$ | -5 | - | +90 |  |
| Tvvl_acc | TVVL accuracy | - | -25 | - | +25 | \% |
| Tsw | Dead time between active MOS switched OFF to freewheel MOS switched ON | Valid for the extended range of temperature (guaranteed by scan) | 1.8 | 2 | 2.5 | us |
| Tsw_sr | Dead time between freewheel MOS switched OFF to active MOS switched ON | Including freewheeling MOS Slew Rate delay Valid for the extended range of temperature (guaranteed by scan) | 4.1 | 4.6 | 5.1 | us |
| Td_dis | NDIS/DIS delay time | DIS / NDIS $\rightarrow 90 \%$ OUTx <br> @ $\mathrm{I}_{\text {out }}=3 \mathrm{~A}$ <br> Analog delay at turn-off | - | - | 5 | $\mu \mathrm{s}$ |
| Td_filter | DIS asynchronous filtering | Analog EMC filtering (guaranteed by design) | 0.2 | - | 1 | $\mu \mathrm{s}$ |

[^0]
### 4.6 Driver configuration

Following feature of driver stage are configurable by SPI allowing to better fit it to the application requirements and also to the type of load.

- Slew rate control
- Current limitation thresholds
- Overcurrent thresholds
- Thermal warning and Shutdown thresholds


### 4.6.1 Slew rate control

The slew rate of each high side power transistor of the bridge is controlled either during turnon and turn-off (current and voltage slew rate). The same setting is applied for both switching phases. Moreover, the slew rate is configurable by SPI in order to get the best trade-off between conducted/radiated EMI and power dissipation during switching.
The overall delay implemented between high-side and low-side transistor switching is adjusted automatically to avoid any cross-conduction through one half-bridge in all conditions (Tsw).

### 4.6.2 Current slew rate

The current slew rate can be set in real time by SPI.
The corresponding read/write bit is "ISR".
No external component is needed to select the current slew rate range.
Table 45. ISR

| Bit config | Description | Condition |
| :---: | :--- | :---: |
| 0 | see table below | - |
| 1 | default value see table | Reset value |

Note: (-) available in the D7 bit position in SPI command frame 3.
Current slew rate depends beyond the ISR/NOSR configuration also on the following bits and conditions (ILIM_REG, overcurrent or $\mathrm{T}_{\mathrm{j}}$ ) as defined in the table below.

Table 46. Range current slew rate

| Range/ condition | ISR | TDSR | NOSR | Comment |
| :---: | :---: | :---: | :---: | :---: |
| SLOW | 0 | X | 0 | Slow DI/DT |
| FAST | 1 | X | 0 | Fast DI/DT |
| SR disabled if ILIM_REG $=1$ <br> Or NOC=0 | X | X | X | current slew rate not <br> controlled |
| Slew rate disabled if tj > Otwam | X | 1 | X |  |
| Slew rate disabled | X | X | 1 |  |

The current SR setting is reported by bit "ISR_echo"
Table 47. ISR_echo

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | echo ISR SLOW config | - |
| 1 | echo ISR FAST config | Default value |

Note: $\quad(-)$ available in the R8 bit position in SPI answer frame 7a.

### 4.6.3 Voltage slew rate

The voltage slew rate on HS FETs can be set in real time by SPI.
The corresponding read/write bit is "VSR". Only the power transistors not used for freewheeling are adjustable, the two others are controlled with a preset slew rate.

Table 48. VSR

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | see table below | - |
| 1 | default value see table | Reset value |

Note: (-) available in the R6 bit position in SPI command frame 3.
Voltage Slew rate depends beyond the VSR/NOSR bit configuration also on the following bit/conditions (ILIM_REG, overcurrent or $\mathrm{T}_{\mathrm{j}}$ (and TDSR)) as defined in the table below.

Table 49. Voltage slew rate

| Range/ condition | VSR | TDSR | NOSR | Condition |
| :---: | :---: | :---: | :---: | :---: |
| SLOW | 0 | X | 0 | Slow dV/dT |
| FAST (Default at POR) | 1 | X | 0 | Fast dV/dT |
| SR disabled if ILIM_REG $=1$ <br> Or NOC =0 | X | X | X | Very fast dv/dt |
| Slew rate disabled if <br> tj > OTwam | X | 1 | X | Very fast dv/dt |
| Slew rate disabled | X | X | 1 | Very fast dv/dt |

The voltage SR setting is reported by bit "VSR_echo".
Table 50. VSR_echo

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | echo VSR SLOW config | - |
| 1 | echo VSR FAST config | Default value |

Note: (-) available in the R7 bit position in SPI answer frame 7a.

The current slew rate control can be disabled and the voltage slew rate can be overwritten by a faster SR when $\mathrm{Tj}>$ OTwarn, ILIM REG $=1$, NOC $=0$ or NOSR bit is set.

Table 51. NOSR

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | NOSR mode NOT allowed | Reset value |
| 1 | NOSR mode allowed | - |

Note: (-) available in the D8 bit position in SPI command frame 3.
The NOST configuration is reported by bit "NOSR_echo"
Table 52. NOSR_echo

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | Echo NOSR mode NOT allowed | Default value |
| 1 | Echo NOSR mode allowed | - |

Note: $\quad(-)$ available in the R9 bit position in SPI answer frame 7a.
Temperature Dependent Slew Rate: When Tj > OTwarn and in case TDSR=1 (TDSR bit configuration defined below), the current and voltage slew rates are automatically switched from current configuration mode (SLOW or FAST) to the very fast configuration. In case TDSR='0' the current SR mode is kept as selected during OTwarn condition.

Table 53. TDSR

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | TDSR mode NOT allowed condition | Default value |
| 1 | TDSR mode allowed | - |

Note: $\quad(-)$ available in the D10 bit position in SPI command frame 6.
The TDSR configuration is reported by bit "TDSR_ECHO"
Table 54. TDSR_ECHO

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | TDSR mode NOT allowed condition | Default value |
| 1 | TDSR mode allowed | - |

The ideal switching waveforms generated by an inductive load operating in switching mode are described in the following figure. The Initial state of the bridge exhibits in the figure corresponds to a freewheeling phase.

Figure 21. Ideal waveforms of switching with slew rate control


There are two phases during each turn-on and turn-off, in which the output slew-rate is controlled: current slope control for phase A, and voltage slope control for phase B (phase $A$ and $B$ refer to Figure 21).
During phase $\mathbf{A}$ (current slope control), a constant gate current $\mathbf{I}_{\mathbf{A}}$ results in a defined $\mathrm{dl}_{\text {out }} / \mathrm{dt}$ due to the transconductance of the output stage (no closed loop control).

During phase $\mathbf{B}$ (voltage slope control), a constant gate current $I_{B}$ results in a defined dVMOS/dt due to the Miller capacitance of the output stage. VS/R_th is the threshold voltage for the voltage comparator connected to the output. VL is the low voltage of the transistor.

### 4.6.4 Current limitation

A chopper current limitation is integrated in the L9960. This current limitation is used during transient phases (for instance, fast move of the throttle) or in case of stalled motor shaft, mainly to protect the actuator and also reduce the power dissipation inside the L9960.

When the current reaches the current limitation threshold, the information is stored and latched in a bit called "ILIM_REG". This bit can be reset by the three methods defined previously (SPI, DIS, RESET).

Table 55. ILIM_REG

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | Latched I < llim_H and Toff > Toffmin | default value |
| 1 | Latched I > Ilim_H and Tdiag2 expired | - |

Note: $\quad(-)$ available in the R3 bit position in SPI answer frame 8a.
The current limitation strategy is based on one threshold with hysteresis that leads to a controlled current ripple.

As soon as current reaches ILIMH threshold (TlimH filter expiration) L9960 switches to NOSR mode, the internal SR control (very fast SR), and the ILIM_REG bit in ON-Diagnosis will be set to "1". Tdiag2 timing starts and overcurrent control is now enabled.

The Tdiag2 timing is used to ensure short circuit detection: in case current reaches loc threshold (Toc filter implemented) before Tdiag2 expiration, the device will set the relative OVC diagnosis bits ( $\mathrm{OCH} 0, \mathrm{OCH} 1, \mathrm{OCL} 0, \mathrm{OCL} 1$ ) according to the 4 MOS overcurrent thresholds data. L9960 is put in Tristate due to "overcurrent" event has been detected on at least one MOS.
In case of NO OVC detection (no loc threshold reached) at the end of the Tdiag2 timing, the device takes the control, deactivates the VVL mode (if selected), and enters current limitation. The HS driver is switched off and it is forced an active freewheeling phase on both LS drivers that decreases current during t_off_min. This timing is used to assure a minimum recirculation time, to avoid any switch-on of the HS driver regardless PWM="1" user command. (Because of PWM information is still being analyzed, a possible falling edge on PWM before the end of Tdiag2 timing will also trigger the $\mathbf{t}$ _off_min timing).

The value of the blanking time depends on a Vps threshold Vps_norm.
If VPS crosses Vps_norm threshold while Tdiag2 has already started, its value is not affected.
Figure 22. Tdiag2 blanking time depend of Vps voltage


During active freewheeling phase, the current continues decreasing down to I_lim_L threshold (with TlimL filter time implemented).

ILIM_REG diagnosis bit is set to " 0 " as soon as current goes below I_lim_L+hyst.
After current is below I_lim_L threshold during at least TlimL and t_off_min is elapsed, L9960 exits CURRENT_LIMITATION (still with NOSR active).
The programmed VSR and ISR are set back if I < I_LIM_L and PWM='0'.
In case IN1-IN2 mode, VSR and ISR are set back if I < I_LIM_L and IN1 (or IN2)='0', depending on the toggling pin.

Figure 23. Slew rate switching strategy


Figure 24. Current limitation schemes


1. see also Figure 23: Slew rate switching strategy.

The high threshold "llim_H" of the current limit is selectable by SPI through the bits called "CL[1:0]". Four current limits are available to fulfill the transient current requirements of the application. The default value is set to Range 1.
The low threshold "llim_L" is based on the high threshold (llim_L = llim_H - 0.5 (TYP)).

Table 56. CL[1:0]

| 2 bits combination | Description | Condition |
| :---: | :--- | :---: |
| 00 | Range 0 | - |
| 01 | Range 1 | reset value |
| 10 | Range 2 | - |
| 11 | Range 3 | - |

Note: $\quad(-)$ available in the R10,R9 bit positions in SPI command frame 3.
A register report the echo of CL[1:0] configuration register: "CL_echo[1:0"
Table 57. CL_echo[1:0

| 2 bits status combination | Description | Condition |
| :---: | :--- | :---: |
| 00 | Echo Range 0 config | - |
| 01 | Echo Range 1 config | reset value |
| 10 | Echo Range 2 config | - |
| 11 | Echo Range 3 config | - |

Note: (-) available in the R11,R10 bit position in SPI answer frame 7a.

## Effect of the temperature

Figure 25. Effect of the temperature diagram


In order to take into account the junction temperature increase, the current limitation threshold is dynamically adjusted.

Below a junction temperature of "OTwarn", the current limit "Ilim_H" linearly decreases from dot $\mathbf{A}$ to dot $\mathbf{B}$ like showed on Figure 26: Thermal current limitation adjustment.

When Tj exceeds OTwarn, then the llim_H is automatically decreased, proportionally with temperature, down to llim_Tsd (dot C on Figure 26) in order to reduce the power dissipation and preserve the device.

If, in case of a lower power dissipation, the junction temperature decreases below OTwarn_ hyst, then the Ilim_H consequently would increase staying always on C-B or B-A line.

It is possible changing the OTwarn and OTsd thresholds via SPI, and reading the ECHO response as showed in the following tables.

Table 58. OTwarn_thr_var

| Bit status | Description | Condition |
| :---: | :---: | :---: |
| 000 | 0 | Default value, Otwarn (150, <br> $170)^{\circ} \mathrm{C}$ |
| 001 | -5 | - |
| 010 | not allowed | - |
| 011 | not allowed | - |
| 100 | +5 | - |
| 101 | +10 | - |
| 110 | +15 | - |
| 111 | +20 | - |

Note: (-) available in the R6,R5,R4 bit position in SPI command frame 4.
Table 59. OTwarn_thr_var_echo

| Bit status | Description | Condition |
| :---: | :---: | :---: |
| 000 | 0 | Default value, Otwarn (150, <br> $170)^{\circ} \mathrm{C}$ |
| 001 | -5 | - |
| 010 | not allowed | - |
| 011 | not allowed | - |
| 100 | +5 | - |
| 101 | +10 | - |
| 110 | +15 | - |
| 111 | +20 | - |

Note: $\quad(-)$ available in the $R 6, R 5, R 4$ bit position in SPI answer frame $7 b$.

Table 60. OTsd_thr_var

| Bit status | Description | Condition |
| :---: | :---: | :---: |
| 000 | 0 | Default value, Otsd (170, 200) ${ }^{\circ} \mathrm{C}$ |
| 001 | -5 | - |
| 010 | -10 | - |
| 011 | -15 | - |
| 100 | +5 | - |
| 101 | +10 | - |
| 110 | +15 | - |
| 111 | +20 | - |

Note: (-) available in the R9,R8,R7 bit position in SPI command frame 4.
Table 61. OTsd_thr_var_echo

| Bit status | Description | Condition |
| :---: | :---: | :---: |
| 000 | 0 | Default value |
| 001 | -5 | - |
| 010 | -10 | - |
| 011 | -15 | - |
| 100 | +5 | - |
| 101 | +10 | - |
| 110 | +15 | - |
| 111 | +20 | - |

Note: $\quad(-)$ available in the $R 9, R 8, R 7$ bit position in SPI answer frame $7 b$.

Table 62. Electrical characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{l}_{\text {lim_H }}$ | Current limitation high threshold | $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ <br> Point A | 3.4 | 4.5 | 5.6 | A |
|  | CL1:0 = $00 /$ range 0 | $\mathrm{T}_{\mathrm{j}}=\text { Otwarn }$ <br> Point B | 3.2 | 4.3 | 5.4 | A |
|  | Current limitation high threshold | $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ <br> Point A | 5.4 | 7 | 8.6 | A |
|  | CL1:0 = $01 /$ range 1 | $\mathrm{T}_{\mathrm{j}}=\text { Otwarn }$ <br> Point B | 5.1 | 6.6 | 8.2 | A |
|  | Current limitation high threshold | $\begin{aligned} & \mathrm{Tj}=-40^{\circ} \mathrm{C} \\ & \text { Point } \mathrm{A} \end{aligned}$ | 6.4 | 8.3 | 10.2 | A |
|  | CL1:0 = $10 /$ range 2 | $\mathrm{Tj}=$ Otwarn Point B | 6.1 | 7.9 | 9.7 | A |
|  | Current limitation high threshold | $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ <br> Point A | 8.8 | 10.7 | 12.8 | A |
|  | CL1:0 $=11 /$ range 3 | Tj = Otwarn Point B | 8.1 | 10.1 | 12.2 | A |
| $\mathrm{l}_{\text {lim_Tsd3 }}$ | Current limitation high threshold | $\mathrm{Tj}=\mathrm{Otsd}$ <br> Point C | 1.25 | 2.5 | 3.75 | A |
|  | Above OTsd | CL1:0 = $11 /$ range 3 |  |  |  |  |
| $\mathrm{l}_{\text {lim_Tsd2 }}$ | Current limitation high threshold | CL1:0 $=10 /$ range 2 | 0.97 | 1.95 | 2.92 |  |
| $\mathrm{l}_{\text {lim_Tsd1 }}$ |  | CL1:0 = $01 /$ range 1 | 0.83 | 1.65 | 2.48 |  |
| $\mathrm{l}_{\text {lim_Tsd0 }}$ |  | CL1:0 $=00 /$ range 0 | 0.54 | 1.08 | 1.62 |  |
| $I_{\text {hyst }}$ | Current hysteresis | $\begin{aligned} & \mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C} \text { to } \\ & \mathrm{T}_{\mathrm{j}}=\text { Otwarn; Segment } \mathrm{AB} \\ & \text { (range } 1 \text { and range 2) } \end{aligned}$ | 0.35 | 0.5 | 0.8 | A |
|  |  | $\mathrm{T}_{\mathrm{j}} \leq 25^{\circ} \mathrm{C}$ <br> range 0 and range 3 | 0.35 | 0.5 | 0.88 | A |
|  |  | $\mathrm{T}_{\mathrm{j}}>25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{j}}=$ Otwarn; Segment AB; range 0 and range 3 | 0.35 | 0.5 | 0.8 | A |
| $\mathrm{T}_{\text {offmin }}$ | Current limitation delay time | Digital delay (guaranteed through scan) | 30 | - | 45 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {overlap }}$ | VMOS high and lout low overlapping time | Guaranteed by design | 0 | - | 5 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {diag2 }}$ | Blanking time | $\mathrm{V}_{\text {ps }}>\mathrm{V}_{\text {ps_norm }}$ <br> Digital filter (guaranteed through scan) | 10 | - | 15 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\mathrm{ps}}<\mathrm{V}_{\mathrm{ps} \_ \text {norm }}$ <br> Digital filter (guaranteed through scan) | 15 | - | 20 | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {ps_norm }}$ | Beside this $\mathrm{V}_{\mathrm{ps}}$ threshold the blanking time is low | - | 8.9 | - | 9.6 | V |

Table 62. Electrical characteristics (continued)

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {ps_norm_hyst }}$ | Below $\mathrm{V}_{\text {ps }}$ norm $V_{\text {ps_norm_hyst }}$ threshold blanking time increase | - | 0.001 | 0.1 | 0.2 | V |
| $\mathrm{T}_{\text {limh }}$ | High current limitation threshold filtering time | Digital anti glitch filters (guaranteed through scan) | 0.1 | 0.55 | 1 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {liml }}$ | Low current limitation threshold filtering time |  | 1 | 2 | 3 | $\mu \mathrm{s}$ |
| SlowDI/DT | Slow current slew rate on HS drivers | Measured between 20\% and $80 \%$ of the output current. (Following limits are related to SR measured with VPS at 16 V and with resistive load ( $6 \Omega$ ). SR are referred to HS drivers only). ${ }^{(1)}$ | 0.3 | 0.6 | 0.9 | A/ $\mu \mathrm{s}$ |
| FastDI/DT | Fast current slew rate on HS drivers |  | 1 | 2 | 3 | A/ $\mu \mathrm{s}$ |
| SlowDV/DT | Slow current slew rate on HS drivers | Measured between 20\% and 80\% of the output voltage. (Following limits are related to SR measured with VPS at 16 V and pure resistive load ( $6 \Omega$ ). SR are valid for HS drivers only.) | 2 | 4 | 7 | $\mathrm{V} / \mu \mathrm{s}$ |
| FastDV/DT | Fast current slew rate on HS drivers |  | 5 | 10 | 17 | $\mathrm{V} / \mu \mathrm{s}$ |
| VFastDV/DT | Very fast voltage slew rate on HS drivers |  | 16 | 20 | 30 | $\mathrm{V} / \mathrm{\mu s}$ |

1. Application note will include $S R$ trend with different battery voltage and resistive/inductive load.

### 4.7 Driver protections

### 4.7.1 Over-temperature protection

In case of over-temperature detection ( $\mathrm{Tj}>\mathrm{OTsd}$ ), the bridge is disabled. The information is stored on both latched and unlatched bits called NOTSD_REG and NOTSD.

This bit can be reset by the three different ways. The real-time status of over-temperature is indicated in a bit called NOTSD.
A double flag strategy is implemented NOTSD indicates real time status, the other latches the default until cleared.

Table 63. NOTSD

| Bit status | Description | Bridge state | Condition |
| :---: | :---: | :---: | :---: |
| 0 | Tj>Otsd | Disabled | - |
| 1 | Tj<Otsd | Active | Default value |

Note: $\quad(-)$ available in the $R 3$ bit position in SPI answer frame $8 b$.
Table 64. NOTSD_REG

| Bit status | Description | Bridge state | Condition |
| :---: | :---: | :---: | :---: |
| 0 | Latched if $\mathrm{Tj}>$ Otsd | Disabled | - |
| 1 | Latched if $\mathrm{T} \mathrm{j}<\mathrm{Otsd}$ | Active | Default value |

Note: (-) available in the R2 bit position in SPI answer frame $8 b$.
If Tj is already less than Twarn, T_OT_warn filter is applied only.
In case of recurrent thermal shutdown, it is important to preserve chip reliability. A counter "OTSDcnt" is implemented and is incremented each time the L9960 enters in thermal shutdown. This counter value "OTSDcnt" is accessible through SPI command, and reset after SPI reading.
Release condition is a Low to High transition of the DIS input once Tj < [OTsd - OThyst] during more than "Tsdoff"; when released, the counter "OTSDcnt" is reset.

Figure 26. Thermal current limitation adjustment


An option (Tsecure) can be enabled via SPI and used to delay the decreasing of the llim_H when temperature exceeds the OTwarn.
When this function is enabled if the temperature of the chip stays between OTwarn and OTsd shorter than "OTWARN_TSEC_EN", llim_H is not decreased and the device continues working between dot $\mathbf{B}$ and $\mathbf{C}$. After Tsecure if $\mathrm{T}_{\mathrm{j}}$ is still higher than OTwarn, the llim_H is reduced letting the device working on B-D line.
In case the option is not selected via SPI, once Otwarn thresholds is reached, the current limitation will be adjusted according to line from $\operatorname{dot} B$ to $D$.

Table 65. OTWARN_TSEC_EN

| Bit config | Description | Comment |
| :---: | :--- | :---: |
| 0 | OTWARN_TSEC_EN not enabled | Default value |
| 1 | OTWARN_TSEC_EN enabled | - |

Note: $\quad(-)$ available in the $0(L S B)$ bit position in SPI command frame 5.
Table 66. OTWARN_TSEC_EN_echo

| Bit config | Description | Comment |
| :---: | :--- | :---: |
| 0 | Echo OTWARN_TSEC_EN not enabled | Default value |
| 1 | Echo OTWARN_TSEC_EN enabled | - |

Note: $\quad(-)$ available in the $0(L S B)$ bit position in SPI answer frame $7 c$.
When OTwarn thermal threshold is reached, after a debouncing filter" T_OTwarn" the information is stored and latched in a bit called OTWARN_REG.

This bit can be reset by (SPI request, DIS or RESET) only if the settings conditions are not present anymore ( Tj < OTwarn). This feature is mainly used to reduce the power dissipation and thus the junction temperature.

Table 67. OTWARN

| Bit config | Description | Comment |
| :---: | :--- | :---: |
| 0 | if Tj < OTwarn | Default value |
| 1 | if $\mathrm{Tj}>$ OTwarn | - |

Note: $\quad(-)$ available in the $R 4$ bit position in SPI answer frame $8 b$.
Table 68. OTWARN_REG

| Bit status | Description | Comment |
| :---: | :--- | :---: |
| 0 | Latched if T < OTwarn- | Default value |
| 1 | Latched if T j > OTwarn- | - |

Note: $\quad(-)$ available in the $R 5$ bit position in SPI answer frame 8a.

### 4.7.2 Over-temperature monitoring electrical characteristics

Table 69. Over-temperature monitoring electrical characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OTwarn | Over-temperature warning | OTwarn_thr_var set to 000 (default value) | 150 | - | 170 | ${ }^{\circ} \mathrm{C}$ |
|  |  | OTwarn_thr_var set to 001 | 145 | - | 165 | ${ }^{\circ} \mathrm{C}$ |
|  |  | OTwarn_thr_var set to 100 | 155 | - | 175 | ${ }^{\circ} \mathrm{C}$ |
|  |  | OTwarn_thr_var set to 101 | 160 | - | 180 | ${ }^{\circ} \mathrm{C}$ |
|  |  | OTwarn_thr_var set to 110 | 165 | - | 185 | ${ }^{\circ} \mathrm{C}$ |
|  |  | OTwarn_thr_var set to 111 | 170 | - | 190 | ${ }^{\circ} \mathrm{C}$ |
| OTsd | Over-temperature shut-down threshold | OTsd_thr_var set to 000 (default value) | 170 | - | 200 | ${ }^{\circ} \mathrm{C}$ |
|  |  | OTsd_thr_var set to 001 | 165 | - | 195 | ${ }^{\circ} \mathrm{C}$ |
|  |  | OTsd_thr_var set to 010 | 160 | - | 190 | ${ }^{\circ} \mathrm{C}$ |
|  |  | OTsd_thr_var set to 011 | 155 | - | 185 | ${ }^{\circ} \mathrm{C}$ |
|  |  | OTsd_thr_var set to 100 | 175 | - | 205 | ${ }^{\circ} \mathrm{C}$ |
|  |  | OTsd_thr_var set to 101 | 180 | - | 210 | ${ }^{\circ} \mathrm{C}$ |
|  |  | OTsd_thr_var set to 110 | 185 | - | 215 | ${ }^{\circ} \mathrm{C}$ |
|  |  | OTsd_thr_var set to 111 | 190 | - | 222 | ${ }^{\circ} \mathrm{C}$ |
| OThyst | Over-temperature hysteresis | Applicable for OTwarn and OTsd | 0 | - | 5 | ${ }^{\circ} \mathrm{C}$ |

Table 69. Over-temperature monitoring electrical characteristics (continued)

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {TSD }}$ | Over-temperature filtering <br> time | Guaranteed by clock <br> measurement | 1.7 | 2 | 2.3 | $\mu \mathrm{~s}$ |
| Tsecure | Time out to decrease Ilim | Guaranteed through scan | 1.5 | - | 2 | s |
| $\mathrm{~T}_{\text {sdoff }}$ | Over-temperature shutdown <br> release time | Filter on OTSD release <br> (guaranteed through scan) | 90 | 100 | 110 | ms |
| OTsd- <br> OTwarn | Rang of temperature <br> dependent current reduction | - | 20 | - | - | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j} \_r a n g e ~}$ | Junction temperature analog <br> output range | - | 125 | - | 190 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j} \_ \text {acc }}$ | Junction temperature analog <br> output accuracy | Guaranteed through scan | - | - | 3 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {OT_warn }}$ | Temperature warning filtering <br> time | - | 1 | - | 3 | $\mu \mathrm{~s}$ |

### 4.7.3 Short-circuit to battery: over-current detection in low-side transistors

Figure 27. Example of low-side transistor low impedance short circuit to battery

$$
\left(I<I_{o c} \text { Is }\right)
$$



The low-side transistors are protected against over-current due to an output short-circuited to battery. When a low-side transistor is switched on, the current is monitored and if the lowside over-current threshold "loc_Is" is overtaken for duration longer than "Toc_Is", the bridge is switched to disable. This information is stored and latched in bits called "OCL_x".

The bits "OCL_x" are reset and the bridge is released when diagnostics is read by SPI (if DIAG_CLR_EN=1 only), or by DIS level change (falling edge) or by RESET.

### 4.7.4 Short-circuit to ground: over-current detection in high-side transistor

The high-side transistors are protected against over-current due to an output short-circuited to ground. When a high-side transistor is switched on, the current is monitored and if the high-side over-current threshold "loc_hs" is overtaken for duration longer than "Toc_hs", the bridge is switched to tri-state. This information is stored and latched in bits called "OCH_x".

The bits "OCH_x" are reset and the bridge is released when diagnostics is read by SPI if DIAG_CLR_EN=1, or by DIS level change (falling edge) or by RESET.
The low-side and high-side over-current thresholds in case of current limitation on low-side transistors are respecting the following conditions:

- Itrack_Is = loc_Is - llim_H
- Itrack_hs = loc_hs - llim_H

Itrack_Is and ltrack_hs are defined as follows:

- In forward condition, the reference for tracking is llim_H (threshold is referred to LS1)

$$
\begin{array}{ll}
- & \operatorname{ltrack}(\mathrm{HSO})=\operatorname{loc}(\mathrm{HSO})-\operatorname{llim} \_\mathrm{H}(\mathrm{LS} 1) \\
- & \operatorname{Itrack}(\mathrm{LS} 1)=\operatorname{loc}(\mathrm{LS} 1)-\operatorname{llim} \_\mathrm{H}(\mathrm{LS} 1)
\end{array}
$$

- In reverse condition, the reference for tracking is llim_H (threshold is referred to LSO)

$$
\begin{array}{ll}
- & \operatorname{ltrack}(\mathrm{HS} 1)=\operatorname{loc}(\mathrm{HS} 1)-\operatorname{llim} \_\mathrm{H}(\mathrm{LS} 0) \\
- & \operatorname{Itrack}(\mathrm{LS} 0)=\operatorname{loc}(\mathrm{LS} 0)-\operatorname{llim} \_\mathrm{H}(\mathrm{LS} 0)
\end{array}
$$

Figure 28. Over-current detection


### 4.7.5 Load in short-circuit

In order to discriminate between the short circuit of an output to GND and the load in short circuit, a current detection threshold is available for all 4 MOS transistors of the bridge:

- for the 2 freewheeling transistors, llim_H current detection threshold is used,
- for the 2 other transistors, a current detection threshold called lon_th $=\| \lim \_\mathrm{H}$ is implemented.
- Ion_th only follows AC slope when the temperature is changing
- Bits are to be stored when validity bit is set.


### 4.7.6 Over-current detection electrical characteristics

Parameters are specified at 2 temperatures $-40^{\circ} \mathrm{C}$ and $+150^{\circ} \mathrm{C}$;
for temperatures between $-40^{\circ} \mathrm{C}$ and $+170^{\circ} \mathrm{C}$, the current values are interpolated.
Table 70. Over-current detection electrical characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{l}_{\text {oc_ls }}$ <br> $\mathrm{l}_{\mathrm{oc} \text { _hs }}$ | Over-current threshold CL1:0 $=00 /$ range 0 | $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ | 5.4 | 7 | 8.6 | A |
|  |  | $\mathrm{Tj}=150^{\circ} \mathrm{C}$ | 5.2 | 6.8 | 8.4 |  |
|  | Over-current threshold CL1:0 = 01 / range 1 | $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ | 7.4 | 9.5 | 11.6 | A |
|  |  | $\mathrm{Tj}=150^{\circ} \mathrm{C}$ | 7.1 | 9.2 | 11.2 |  |
|  | Over-current threshold CL1:0 = 10 / range 2 | $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ | 8.4 | 10.8 | 13.2 | A |
|  |  | $\mathrm{Tj}=150^{\circ} \mathrm{C}$ | 8.1 | 10.4 | 12.7 |  |
|  | Over-current threshold CL1:0 = $11 /$ range 3 | $\mathrm{Tj}=150^{\circ} \mathrm{C}$ | 9.8 | 12.1 | 14.3 | A |
|  |  | $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ for $\mathrm{I}_{\text {oc_ls }}$ | 10.4 | 12.6 | 15.8 | A |
|  |  | $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ for $\mathrm{l}_{\text {oc_hs }}$ | 10.4 | 12.6 | 14.9 | A |
| Itrack_Is $I_{\text {track_hs }}$ | Tracking current for CL1:0 $=10$ \& 11 | - | 2 | 2.5 | 5 | A |
| track_ls <br> $I_{\text {track_hs }}$ | Tracking Current for CL1:0 = 10 | $\mathrm{Tj} \leq 25^{\circ} \mathrm{C}$ | 1.8 | 2.5 | 5 | A |
|  | Tracking Current for CL1:0 = 10 | $\mathrm{Tj}=150^{\circ} \mathrm{C}$ | 2 | 2.5 | 5 | A |
| $\mathrm{l}_{\text {track_ls }}$ | Tracking current for CL1:0 = 11 | - | 1.6 | 1.9 | 5 | A |
| Itrack _hs | Tracking current for CL1:0 = 11 | $\mathrm{Tj} \leq 25^{\circ} \mathrm{C}$ | 1.1 | 1.9 | 5 | A |
|  | Tracking current for CL1:0 = 11 | $\mathrm{Tj}=150^{\circ} \mathrm{C}$ | 1.6 | 1.9 | 5 | A |
| Toc_Is <br> Toc_hs | Low-side \& high-side overcurrent detection filtering time | $-40^{\circ} \mathrm{C} \leq \mathrm{Tj} \leq 150^{\circ} \mathrm{C}$ <br> Digital filter (guaranteed through scan) | 1 | - | 2 | $\mu \mathrm{s}$ |
| Ioc_on | Non-Freewheeling MOS LSC threshold CL1:0 $=11 /$ range 0 | $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ | 3.4 | - | 5.6 | A |
|  |  | $\mathrm{Tj}=150^{\circ} \mathrm{C}$ | 3.2 | - | 5.4 |  |
|  | Non-Freewheeling MOS LSC threshold CL1:0 = $11 /$ range 1 | $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ | 5.4 | - | 8.6 | A |
|  |  | $\mathrm{Tj}=150^{\circ} \mathrm{C}$ | 5.1 | - | 8.2 |  |
|  | Non-Freewheeling MOS LSC threshold CL1:0 = $11 /$ range 2 | $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ | 6.4 | - | 10.2 | A |
|  |  | $\mathrm{Tj}=150^{\circ} \mathrm{C}$ | 6.1 | - | 9.7 |  |
|  | Non-Freewheeling MOS LSC threshold CL1:0 = $11 /$ range 3 | $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ | 8.8 | - | 12.8 | A |
|  |  | $\mathrm{Tj}=150^{\circ} \mathrm{C}$ | 8.1 | - | 12.2 |  |

Table 70. Over-current detection electrical characteristics (continued)

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {ionh }}$ | Ion threshold filtering time | Digital anti glitch filters on rising edge (guaranteed through scan) | 1 | 2 | 3 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {ionl }}$ |  | Digital anti glitch filters on falling edge (guaranteed through scan) | 1 | 2 | 3 | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\text {hyst }}$ | Current hysteresis on Ion | $\mathrm{Tj}=-40^{\circ} \mathrm{C}$ to $+150^{\circ}$ | 0.4 | 0.5 | 0.6 | A |

### 4.8 Diagnostics and registers descriptions in case of validity bit configuration

A detailed diagnostic of the H -bridge is available through SPI communication.
The diagnostic words are used to report the following information:

- H-Bridge failures,
- H-bridge functional status,
- H-bridge HWSC test result.

A detailed diagnostic is performed using a validity concept. The concept of the validity of the diagnostic is to provide the information "diagnostic done" OR "diagnostic NOT done".

### 4.8.1 Diagnostic Reset strategy

When diagnosis bits are latched, they can only be released by one of the following conditions:

- Transition from "Disable" (High) to "Enable" (Low) on DIS pin,
- Diagnostic register read by SPI (see details on each failure release) depending on "DIAG_CLR_EN" bit status,
- Reset condition.

Usually, when the diagnostic register is reset, the bridge is switched back to normal mode driven by DIR and PWM or IN1 and IN2. All the settings are kept as before the failure. In case of SPI read, no additional action on DIS is needed.
When the diagnosis is combined with a protection of the driver (driver put into tri-state), a reading by spi clears the diagnosis, but the bridge is released only at the next PWM rising edge event.

### 4.8.2 Diagnostic reset bit

In case of "DIAG_CLR_EN" set to HIGH (RESET value), all the bits of the diagnostic register can be cleared by the three possibilities described in the previous section.
In case of "DIAG_CLR_EN" set to LOW, the SPI diagnostics reading doesn't clear the flag for diagnostics flags bits reported in Table 71. Therefore, the bridge is kept in disable state until a transition from "high" to "low" on DIS pin or RESET condition.

Table 71. DIAG_CLR_EN

| Bit config | Description | Comment |
| :---: | :--- | :---: |
| 0 | OC and OT diagnostic status bits not cleared by SPI reading | - |
| 1 | Clear of diagnostic status bits by SPI reading | Reset value |

Note: (-) available in the R0 bit position in SPI command frame 3.
A register reports the echo of DIAG_CLR_EN configuration regsiter: "DIAG_CLR_EN_echo"
Table 72. DIAG_CLR_EN_echo

| Bit config | Description | Comment |
| :---: | :--- | :---: |
| 0 | OC and OT diagnostic status bits not cleared by SPI | - |
| 1 | Clear of diagnostic status bits by SPI reading | Default value |

Note: $\quad(-)$ available in the 1st bit position in SPI answer frame 7a.
If a new diagnostic occurs simultaneously with diagnostic register reset, this new diagnostic becomes the new status of the diagnostic register (new information must not be lost).

Known limitation:
This diagnostic reset strategy has a limitation: if the SPI transfer is not correct (for example only 15 clock periods instead of 16 ) and the diagnostic register has already been cleared, if the failure is no more present, the information is lost (it has not been transferred to the $\mu$ controller).

## Status bits description

Note: usually status bits information are not impacted by any SPI communication, whatever the "DIAG_CLR_EN" state is.

Table 73. Status bits description

| Name | Description | SPI read impact |
| :---: | :--- | :---: |
| Config_CC_state_echo | Echo of programmed the Communication Check | No |
| CL[1:0] | Echo of the programmed Current Limitation Range | No |
| NOSR echo | Echo of the programmed Increased Slew Rate | No |
| ISR echo | Echo of the programmed Current Slew Rate range | No |
| VSR echo | Echo of the programmed Voltage Slew Rate | No |
| DIAG_CLR_EN echo | Echo of the programmed DIAG_CLR_EN bit | No |
| VVL_MODE echo | Echo of the programmed VVL mode | No |
| TVVL[3:0] | Echo of the programmed freewheel duration in VVL mode | No |
| ASSP Name[9:0] | ASSP Name | No |
| Silicon Version[3:0] | Silicon Version | No |
| NSPREAD echo | Echo of the programmed Spread Spectrum mode | No |
| TSW_low_current_echo | Echo of the programmed Cross- condition improve mode | No |

Table 73. Status bits description (continued)

| Name | Description | SPI read impact |
| :---: | :--- | :---: |
| $\mathrm{I}[23: 0]$ | Echo of tracking part number | No |
| ASSP | Echo of ASSP device | No |
| Code version[7:0] | Echo of digital tracking version | No |
| TDIAG1[2:0] | Echo of programmed TDIAG1 validation time | No |

Table 74. Diagnostics bits description

| Name | Description | POR value | Bit State | DIAG_CLR_E N impact | Hbridge state | reported in NGFAIL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIAG_OFF[2:0] | Off-state diagnostic (openload, short-circuit) | 111 | Latched | No | - | Yes |
| OL_ON_STATUS[1:0] | On-state diagnostic (openload) | 01 | Not latched | No | - | Yes |
| VPS_UV | Vps Under-voltage detection | 0 | Not latched | No | $\begin{gathered} \mathrm{Hi}-\mathrm{Z} \text { if } \\ \text { " } \end{gathered}$ | No |
| VPS_UV_REG | Vps Under-voltage detection | 0 | Latched | Yes | $\begin{gathered} \mathrm{Hi} \mathrm{ZZ} \text { if } \\ \text { "0" } \end{gathered}$ | No |
| VDD_UV | Vdd Under-voltage detection | 0 | Not latched | No | - | No |
| VDD_UV_REG | Vdd Under-voltage detection | 0 | Latched | Yes | - | Yes |
| VDD_OV_REG | Vdd Over-voltage detection | 0 | Latched | Yes | - | Yes |
| VDD_OV | Vdd Over-voltage detection | 0 | Not latched | No | $\underset{\text { " } \mathrm{Hi} \text { " } \mathrm{\prime} \text { if }}{ }$ | No |
| ILIM_REG | Current limitation mode | 1 | Latched | No | - | No |
| OTWARN | Over-temperature warning | 0 | Not latched | No | - | No |
| OTWARN_REG | Over-temperature warning | 0 | Latched | No | - | No |
| NOTSD | Over-temperature shut down | 1 | Not latched | Yes | - | No |
| NOTSD_REG | Over-temperature shut down | 1 | Latched | Yes | - | Yes |
| BRIDGE_EN | Bridge "Enable" | 0 | Not latched | No | $\underset{\text { " } \mathrm{Hi} \text { " }{ }^{\prime} \text { if }}{ }$ | No |
| OCH0[1:0] | Over-current on high-side transistor OUT 0 | 10 | Latched | Yes | $\begin{aligned} & \mathrm{Hi-Z} \text { if } \\ & \text { "00" } \end{aligned}$ | Yes |
| OCLO[1:0] | Over-current on low-side transistor OUT 0 | 10 | Latched | Yes | $\begin{aligned} & \mathrm{Hi-Z} \text { if } \\ & \text { "00" } \end{aligned}$ | Yes |
| OCH1[1:0] | Over-current on high-side transistor OUT 1 | 10 | Latched | Yes | $\begin{aligned} & \mathrm{Hi-Z} \text { if } \\ & \text { "00" } \end{aligned}$ | Yes |
| OCL1[1:0] | Over-current on low-side transistor OUT 1 | 10 | Latched | Yes | $\begin{aligned} & \mathrm{Hi-Z} \text { if } \\ & \text { "00" } \end{aligned}$ | Yes |
| VDD_OV_L[2:0] | Counter for duration of VDD_OV event | 001 | Latched | No | - | No |

Table 74. Diagnostics bits description (continued)

| Name | Description | POR <br> value | Bit <br> State | DIAG_CLR_E <br> N impact | H- <br> bridge <br> state | reported <br> in <br> NGFAIL |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Error_count[3:0] | Number of over-current events | 0000 | Latched | Yes | - | no |
| CC_latch | - | 1 | Latched | No | Hi-Z if <br> "0" | Yes |
| NDIS status | - | - | Not <br> Latched | No | - | Yes |
| HWSC/LBIST_status <br> $(1)$ | status of the HWSC/LBIST | 000 | Not <br> Latched | No |  | Yes |
| OTSDcnt[5:0] | Number of OTSD events | 000000 | Not <br> Latched | No |  | No |
| Load in Short Circuit | part of the general Overcurrent <br> Diagnostics | 10 | Latched | Yes | Hi-Z if <br> "11" | Yes |

1. In case of SPI interrogation for HWSC/LBIST in between test execution, the answer could be "0xx".

### 4.8.3 Global Failure Bit NGFAIL definition

When the SPI reads NGFAIL, the failure is not cleared while it is only dependent on the previous description
When the SPI reads all failures, NGFAIL is modified by the clear done on the diagnostic registers.

NGFAIL groups the following failures:

- Over-current on each of the 4 MOS (Ion threshold not taken into account, validity bit not taken into account), including the load in short-circuit
- Open-load in ON-state
- Open-load (or shorts) in OFF-state
- HWSC (or BIST) not executed or failing
- CC_latch_status
- VDD Over-voltage (latched)
- VDD Under-voltage (latched)
- NDIS=0
- NOTSD_REG
- UV_CNT_REACHED = 1 and UV counter stop

There is no failure considered on Vps undervoltage, despite the bridge goes in OFF-state. There is no clear of NGFAIL by itself, the reported error itself has to be cleared in order to clear NGFAIL.

Table 75. NGFAIL

| Bit status | Description | Condition |
| :---: | :--- | :---: |
| 0 | failure | - |
| 1 | no failure | default value |

Note: (-) available in the R4 bit position in SPI answer frame 8a.

### 4.8.4 Diagnostic of "Over-current" in on-state

The diagnostics of over-current on high-side and low-side transistors are based on 2 bits for each transistor.

Table 76. Diagnostic of "Over-current" in on-state

| $\mathbf{2}$ Bits status by MOS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bits Status 1 | Bits Status 0 | OCHO[1:0] / OCH1[1:0] / OCLO[1:0] / OCL1[1:0] | Priority | Condition |
| NOC | ION_TH |  |  |  |
| 1 | 0 | Diag not done or no over current detection | 3 (lowest) | Default value |
| 0 | 0 | Diag done, over current detection | 1 (highest) | - |
| 1 | 1 | Diag done,load short detect on diagonal MOS | 2 | - |

Note: (-) available in the $R 10, R 9, R 7, R 6, R 4, R 3, R 1, R 0$ bit position in SPI answer frame 1.

First bit is overcurrent and second bit is load short detection.

- OCxx[1] bit is over current detection: " 0 " means over current detection
- OCxx[0] bit is lon current threshold detection: "1" means above Ion_th threshold + loc on diagonal MOS (this bit allows a reliable detection of load in short circuit).

Note: $\quad$ OCxx[1:0] = 2'b01 is not a possible condition.
Figure 29. Example of correct Overcurrent detection


Figure 30. Example of NO Overcurrent detection by Tdiag2


The way to define the validity of the diagnostic is based on a programmable time called "Tdiag1" and the fixed time "Tdiag2". As soon as an activation command is set (PWM edge or IN1!=IN2), the timing "Tdiag1" starts.

Tdiag1 is defined as the maximum programmable time in which it is expected that the current reaches the current limitation threshold for a valid detection. Tdiag2 starts automatically when lon_th is overcome and depends on the conditions on Vps (pls refer to Vps_norm thresholds on Table 62). Both are digital filters and guaranteed through via scan. Depending on the load current profile the two filters could be overlapped or as worst case, sequential.

Here below it is explained the diagnostics result, withrespect to lload and Tdiag1 and Tdiag2:

- If the current reaches the over-current threshold "OC_hs(Is)" for a duration "Toc_hs (Is)" during diagnostics (Tdiag1, Tdiag2), the failure is detected and the bits "OCxx1:0" are set to "00", which means "OVER-CURRENT ".
- If the current is above I_lim_H and below the over-current threshold "OC_hs(Is)" and the duration above lon_threshold is shorter than "Tdiag2", then "OCxx1:0" are set to "10" which means "NO OVER-CURRENT".
- If the current is above I_lim_H and below the over-current threshold "OC_hs(Is)" and the duration above lon_threshold is longer than "Tdiag2", then "OCxx1:0" are set to "10" which means "NO OVER-CURRENT" (current limitation reached).
- If the Tdiag1 duration cannot be reached and no overcurrent detected for duration Toc_hs(ls), then "OCxx1:0" are set to "10" which means "NO OVER-CURRENT".
- If the current is above lon_threshold and below the over-current threshold "OC_hs(Is)" and an overcurrent is detected in same time as diagonal MOS, then "OCxx1:0" are set to "11" which means "NO OVER-CURRENT BUT IO-ON is above threshold"

In case the overcurrent threshold is reached after Tdiag1+Tdiag2 expiration (worst case), the device is still protected by an automatic shut-off after Timer expiration.

Figure 31. Current diagnostic state diagram for each MOS


The condition I > loc means a current higher than loc_Is (or loc_hs) during the confirmation time Toc_ls (or Toc_hs).

The condition I > Ion_th means a current higher than lon_th during the confirmation time Tion_th.

Error_count is incremented each time one MOS goes into over-current condition after the end of the timers. This reflects short-circuit conditions while ON. In case after overcurrent condition, the DIS pin is set to ' 1 ' by $\mu \mathrm{C}$, the register is cleared at the next fall edge of DI signal or after SPI reading.

Table 77. Error_count[3:0]

| 4-bit combination | Description | Condition |
| :---: | :--- | :---: |
| 0000 |  | Default value |
| $x x x x$ | Decimal value accordingly | - |

Note: (-) available in the R4,R3,R2,R1 bit position in SPI answer frame 8c
Here below it is show the validity bit time programming for Tdiag1 (guaranteed through scan):

Table 78. TDIAG1 ( $\mu \mathrm{s}$ )

| 3-bit config combination | Description | Condition |
| :---: | :---: | :---: |
| 000 | 9 | - |
| 001 | 14 | - |
| 010 | 20 | - |
| 011 | 25 | - |
| 100 | 30 | - |

Table 78. TDIAG1 ( $\mu \mathrm{s}$ ) (continued)

| 3-bit config combination | Description | Condition |
| :---: | :---: | :---: |
| 101 | 35 | - |
| 110 | 40 | - |
| 111 | 45 | Reset value |

Note: (-) available in the $R 6, R 5, R 4$ bit position in SPI command frame 3.
Validity echo bit time programming status of Tdiag1:
Table 79. TDIAG1_echo[2:0]

| 3-bit status combination | Description | Condition |
| :---: | :---: | :---: |
| 000 | echo $9 \mu$ s config | - |
| 001 | echo $14 \mu$ s config | - |
| 010 | echo $20 \mu$ s config | - |
| 011 | echo $25 \mu$ s config | - |
| 100 | echo $30 \mu$ s config | - |
| 101 | echo $35 \mu$ s config | - |
| 110 | echo $40 \mu$ s config | - |
| 111 | echo $45 \mu$ s config | Default value |

Note: $\quad(-)$ available in the $R 6, R 5, R 4$ bit position in SPI answer frame $7 a$.
Validity bit time programming Tdiag2:

- Tdiag2 is the blanking time when the MOS is involved for the current limitation (not belonging to the free wheel).


## Overcurrent diagnostic reset

The overcurrent diagnostics bit can be cleared by means of one of the following conditions:

- Power On Reset sequence
- Transition from "Disable" to "Enable" on the pin DIS,
- Diagnostic register read by SPI (in case bit "DIAG_CLR_EN" = 1).

Note: $\quad$ if several diagnostics are performed between two SPI reads, the over-current diagnostic bits can only be overwritten if the new diagnostic has a higher priority than the one already stored in the register.

### 4.8.5 Diagnostic of "Open Load" in on-state

The diagnostic of the Open Load in on-state is possible as long as, at least, one freewheeling cycle (meaning PWM $=0$ ) is done through the body diode of the low-side transistor meaning "passive freewheeling". The diagnostics is consequently available in PWM/DIR and IN1/IN2 mode when the recirculation is performed through LS drivers.

After OL diagnostics activation, to update OL status register is needed that a time Tstable_on is expired.

This is allowed by setting the bit OL_ON = "1" each time the open-load diagnostic is requested:

Table 80. OL_ON

| Bit config | Description | Condition |
| :---: | :--- | :---: |
| 0 | Open Load in on-state disabled | Reset value |
| 1 | Open Load in on-state enabled | - |

Note: (-) available in the D9 bit position in SPI command frame 6.
After the first PWM ='0' cycle the active HS is turned-off and a passive recirculation phase is present to avoid shoot-through before enabling the Is driver and perform the OL diagnostics after T_stable_on.

The voltage of the low-side transistor drain is monitored to track a recirculation current (drain voltage below ground in case of current recirculation).

Table 81. OL_ON_STATUS [1:0]

| Bit status | Description | Priority | Condition |
| :---: | :--- | :---: | :---: |
| 00 | OL disabled | - | - |
| 01 | No diag done | Low | Default value |
| 10 | OL / Diag done | High | - |
| 11 | No OL / Diag done | Medium | - |

Note: $\quad(-)$ available in the $R 1, R 0$ in SPI answer frame $8 b$.
In case OL_ON bit = "0" (Diag function disabled), the OL_ON_STATUS=[00].
Note: $\quad$ if several diagnostics are performed between two SPI reads, the open-load diagnostic bits can only be overwritten if the new diagnostic has a higher priority than the one already stored in the register.
After the OL fault disappears there is no need to perform any action on DIS or PWM in order to come back to Normal mode (bridge directly switch to Normal operating).

Figure 32. Open load timing diagram


### 4.8.6 On-state diagnostics electrical characteristics

$\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, VDD5 $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Vps}=4 \mathrm{~V}$ to 28 V unless otherwise specified.
All voltages refer to GND. Currents are positive into and negative out of the specified pin.
Table 82. Open Load in ON-state electrical characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Tstable_On | On-state diagnostic filtering time | Digital filter not re <br> triggerable (guaranteed <br> by scan) | - | 6 | - | $\mu \mathrm{s}$ |
| tol_On | Anti glitch filter | Digital filter Applied on <br> i_ol_on (guaranteed by <br> scan) | - | 2 | - | $\mu \mathrm{s}$ |

### 4.8.7 Off-state diagnostic

The Off-state diagnostic is activated via a dedicated SPI command "OFF STATE diagnosis" by enabling the bit TRIG.

Table 83. TRIG

| Bit config | Description | Condition |
| :---: | :--- | :---: |
| 0 | OFF-state diagnosis not triggered | Reset value |
| 1 | Trigger OFF-state diagnosis | - |

Note: (-) available in the DO bit position in SPI command frame 9.
Once diagnosis sequence was performed, Off-state Diagnostic result is available through the same SPI command "OFF STATE diagnosis".

This diagnostic is performed in disable state condition, set only by DIS activation and on the condition that there was not a protection previously set (reported in NGFAIL and VPS_UV), which means during a disable state phase occurring after an active-state phase of the bridge or after reset state only in case of DIS activation.

Off state diag is allowed when NGFAIL = '1' - Off state diag is allowed when NGFAIL = '0' only when the source of failure is from OFF state diagnostics itself.

## Off-state diagnostic sequence

Figure 33. Structure and detection criteria


If the load is connected and when the off state diagnostics is enabled, L9960 aims at regulating the voltage on OUT1 at a typical value of 1.8 V with a typical current consumption of $300 \mu \mathrm{~A}$.

- $\quad$ Short to Ground is detected if $I 0<-930 \mu \mathrm{~A}$ (typ). SCG fault is guaranteed for currents higher than SCG threshold.
- $\quad$ Short to Battery is detected if 10 is $>190 \mu \mathrm{~A}$ (typ). SCB fault is guaranteed for currents lower than SCB threshold.
- Openload is detected if IO > min (OUT1_OL_Thr) to min (OUT1_SCB_Thr)

In order to avoid any wrong diagnostic, a filtering time "Thz" is implemented before performing the diagnostic.
Thz is started on DIS rising edge event or reset (POR/SW) event only.

When the TRIG command is set, the current sources needed to run the OFF state diagnosis are turned-on. A delay is implemented to complete the settling of the current sources (Tdiag_del).

Additionally, a filtering of the diagnosis is done. This filter time is Tstable_off and if the diagnosis input is stable during Tstable_off, the diag is performed and the failure is latched. If the diagnosis input is switching during Tstable_off, the diag is not performed and the filter time is re-triggered on each edge of the diagnosis input.
A time-out (Ttimeout) is implemented in parallel to Tstable_off in order to filter out too long an unstable input.

Here below the OpenLoad in Offstate diagram, showing two application cases.
Figure 34. Open load off state diagnosis diagram


The Off-state diagnostic table is reported as follows:

## Off-state diagnostic principle

Table 84. DIAG_OFF[2:0]

| Bits status | Description | Priority | Condition |
| :---: | :--- | :---: | :---: |
| 000 | Not used | - | - |
| 001 | Open Load / Diag done | 6 (Highest) | - |
| 010 | Short circuit to BAT | 5 | - |
| 011 | Short circuit to GND | 4 | - |
| 100 | No failure / Diag done | 3 | - |
| 101 | No Diag triggered / incorrect state (active state or vps_uv <br> state) | 2 | - |
| 110 | No Diag triggered / Thz not expired | 1 | - |
| 111 | No Diag done / Diag sequence (tdiag_del + tstable) on <br> going | 0 (Lowest) | Default value |

Note: (-) available in the R2/R1/R0 bit position in SPI answer frame 9.

### 4.8.8 Off-state diagnostic electrical characteristics

$\mathrm{T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, VDD5 $=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{Vps}=4 \mathrm{~V}$ to 28 V unless otherwise specified.
All voltages refer to GND. Currents are positive into and negative out of the specified pin.
Table 85. Off-state diagnostic electrical characteristics

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| OUT1_OL_Thr | Current threshold for <br> OpenLoad detection (in <br> relation with SCB range <br> defined below) | - | -30 | - | OUT1_SCB <br> Thr - $3 \mu \mathrm{~A}$ | $\mu \mathrm{~A}$ |
| OUT1_SCG_Thr | Current threshold for SCG <br> detection | - | -1200 | - | -500 | $\mu \mathrm{~A}$ |
| OUT1_SCB_Thr | Current threshold for SCB <br> detection | - | 100 | - | 500 | $\mu \mathrm{~A}$ |
| Thz | Delay time before allowing <br> off-state diagnostic | After disable, including reset <br> (guaranteed through scan) | 200 | 250 | 300 | ms |
| Tstable_off | Off-state diagnostic filtering <br> time | Starts at the end of Tdiag_del <br> Applied to the combination of <br> the 3 inputs (guaranteed <br> through scan) | 36 | 40 | 50 | $\mu \mathrm{~s}$ |
| Tdiag_del | Settling time for Off-state <br> diagnostics current <br> generators; Timing for <br> reliable diagnostic | (guaranteed through scan) | 600 | 749 | 900 | $\mu \mathrm{~s}$ |
| IOL (OUT2 pull | Current source used for the <br> detection | - | 200 | - | 400 | $\mu \mathrm{~A}$ |
| down current) |  |  |  |  |  |  |

### 4.9 SPI

A standard 16 bits Serial Peripheral Interface (SPI) is implemented to allow bi-directional communication between the L9960 and the MCU.

The SPI is used for configuration and diagnostic purposes as well as identifying the L9960 (ASSP name).

The SPI interface of L9960 is a slave SPI interface: the master is the $\mu$ controller which provides NCS and SCLK to L9960. As far as MSB/LSB order is concerned, MSB is sent first.

### 4.9.1 Protocol description

Transfer format uses 16 bits word in case of single device configuration and multiple of 16 bits word in case of daisy chain configuration (number of devices in the daisy chain is not limited).
A command sent by the $\mu$ controller during transfer $N$ is answered during transfer $N+1$.
Figure 35. SPI SDO update at 2nd SPI command


SDO is clocked on SCLK rising edge.
Figure 36. SPI SDO is clocked on SCLK rising edge


SDI is sampled on falling edge.
When NCS = ' 1 ' and during Reset, any signals at the SCLK and SDI pins have to be ignored, and SDO remains in a high impedance state. Otherwise, the SPI interface is always active.

SCLK is guaranteed to be at '0' when NCS rises and falls (guaranteed by application).
At each rising edge of the clock pulse after NCS goes low, the response word is serially shifted out on the SDO pin.

At each falling edge of the clock pulse (after NCS goes low) the new control word is serially shifted in on the SDI pin. The SPI command bits are decoded to determine the destination address for the data bits. After the 16th (or multiple of 16, for daisy chains) clock cycle, at the next NCS low to high transition, the SPI shift register data bits are transferred into the latch whose address was decoded from the SPI shift register command bits.

A command is executed after 16 SCLK cycles (or a multiple of 16) and NCS goes high.
In case of "no SCLK edge" when NCS = ' 0 ', the transfer is considered as valid: no error is returned to the $\mu$ controller. The answer of last command is sent during next transfer.

Figure 37. In case of no SCLK edge when NCS=0


### 4.9.2 SPI command and response words format

L9960 is controlled with a 16 bits command word including:

- 4 Address bits, 11 data bits and 1 parity bit:

Table 86. SPI command word format

| MSB |  |  |  | LSB |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address |  |  | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | parity_bit |  |
| x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x |

The command is stored in a command register after the rising edge of NCS
The response consists of a 16 bits word which contains:

- 4 Address bits of the command word
- 12 bits as payload corresponding to the command word requested information like diagnostic, output state, etc.

Table 87. SPI response word format

| MSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address |  |  | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 |  |
| x | x | x | x | x | x | x | x | x | x | x | x | x | x | x | x |

## Response after reset

1st response after reset is 0000000000000000 .

## Response after communication error

In case of communication error (not used commands, wrong parity bit, number of clocks not multiples of 16) the following response is sent: 0000000000000000.

Command Chip Select (NCS) LOW without clock is ignored.

## Read ASIC name (ID), and ASIC silicon version

ASIC name (ID) can be read back after the following command word "Electronic ID request":

| Address |  |  | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | parity_bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Following, the Response to Command word "Electronic ID request":

| Address |  |  |  | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 |  |  | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| ASIC name [00 1110 0100] |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

L9960 silicon version can be read back afterthe following command word "Silicon version request":

| Address |  |  | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | parity_bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Response to Command word "Silicon version request":

| Address |  |  | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | x | x | x | x | x | x | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Supplier |  | Silicon version |  |  |  |  |  |  |  |  |  |

Table 88. Supplier ID code

| - | R11 | R10 | Description |
| :---: | :---: | :---: | :---: |
| Supplier ID[1:0] | 0 | 0 | $1^{\text {st }}$ source |
| - | 0 | 1 | $2^{\text {nd }}$ source |

Table 89. Silicon version identifier

| Silicon version | R9 | R8 | R7 | R6 | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | 0 | 0 | 0 | 0 | Silicon AA |
| - | 0 | 0 | 0 | 1 | Silicon $A B$ |
| - | 0 | 0 | 0 | 1 | Silicon $A C$ |
| - | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ | $\ldots$ |

### 4.9.3 Read ASIC traceability number

ASIC traceability number can be read back after the following 2 command words "Component traceability number request":

| Address |  |  |  | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | parity_bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

Response to command words "Component traceability request" 1 \& 2

| Address |  |  |  | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | I 11 | I 10 | I 9 | I 8 | I 7 | I 6 | I 5 | I 4 | I 3 | I 2 | I 1 | I 0 |
| 1 | 1 | 0 | 1 | I 23 | I 22 | I 21 | I 20 | I 19 | I 18 | I 17 | I 16 | I 15 | I 14 | I 13 | I 12 |

Table 90. Wafer coordinatee

| 24-bit config[23:0] | Component traceability |
| :---: | :--- |
| $\mathrm{I}[11: 6]$ | Wafer Y coordinate |
| $\mathrm{I}[5: 0]$ | Wafer X coordinate |

Figure 38. Wafer XY coordinate


Table 91. Traceability code and wafer number

| 24-bit config[23:0] | Component traceability |
| :---: | :--- |
| $\mathrm{I}[16: 12]$ | Wafer number |

Die coordinate and wafer number bits are defined by specification.

### 4.9.4 Read Asic VHDL version

ASIC VHDL version can be read back after the following command word "VHDL version request":

| Address |  |  | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | parity_bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

Response to command word "VHDL version request"

| Address |  | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 |  |  |  |  | Code_version[7:0] |  |  |  |  |  |

### 4.9.5 Parity bit

The LSB (Least Significant Bit i.e. the last sent bit) of the word sent by the MCU to the L9960 is the parity bit.

ODD parity is being used.
No parity bit generation is used in response words for the slave device.

### 4.9.6 SPI communication mode (Parallel and Daisy chain mode)

The SPI communication between one master and multiple slaves can be operated in parallel or in daisy chain.
Parallel operation: several SPI-slaves can be connected to one SPI channel. The communication lines SDI, SDO and CLK are shared, and every slave has its own chip select line (NCS).

Daisy chain operation: several L9960 can be connected to one SPI connection in daisy chain operation to save $\mu \mathrm{C}$ interface pins. The number of devices connected in daisy chain is unlimited.

Figure 39. Daisy chain operation example


Software constraint: daisy chain is only possibly for ASICs using the same SPI protocol.

### 4.9.7 Communication check

The purpose of this SPI communication self-check is to detect errors in the SPI communication from the $\mu \mathrm{C}$.

In case of no communication or of communication failure into the defined time frame, the bridge is put into tri-state.

After the RESET state release, the communication check time-out timer Tcc is started by NDIS HIGH and DIS LOW from a pre-loaded value:

- If NDIS = '0' and DIS='1' when the RESET state is released, the pre-load is Tcc
- If NDIS='1' and DIS='0' when the RESET state is released, the pre-load is Tcc*2 for the first communication, Tcc for the next communications.

In case the timer has expired (time-out), a status bit is registered CC_latch.
Table 92. CC_latch

| Bit config | Description | Condition |
| :---: | :--- | :---: |
| 0 | Communication Check Fail | - |
| 1 | Communication Check Pass or Disable | Default value |

Note: $\quad$ Available in D9 bit position in SPI answer frame $7 e$.
The communication check can be disabled by SPI via dedicated bit Config_CC.
Table 93. Config_CC

| Bit config | Description | Condition |
| :---: | :--- | :---: |
| 0 | Disable communication check | - |
| 1 | enable communication check | Reset value |

Note: (-) available in D7 bit position in SPI answer frame 2.
The status of config register is inverted in a status bit.
Table 94. Config_CC_state_echo7

| Bit config | Description | Condition |
| :---: | :--- | :---: |
| 0 | echo communication check active | Default value |
| 1 | echo communication check inactive | - |

Note: (-) available in the R10 bit position in SPI answer frame 7e.

### 4.9.8 Electrical characteristics

The component guarantees the functionality of the SPI interface for a VDD5 voltage down to Vpor (Max frequency define in parameter $\mathrm{f}_{\text {SCLK }}$ ).
$4.5<\mathrm{VDD} 5<5.5 \mathrm{~V} ; 3.0<\mathrm{VDDIO}<5.5 \mathrm{~V}$ unless otherwise noted.
Positive current is flowing into pin.
Table 95. Electrical characteristics serial data output

| symbol | Parameters | Conditions | Min. | Max. | Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SDOH }}$ | High output level ( $\mathrm{I}_{\text {SDO }}=-2 \mathrm{~mA}$ ) | Back to back structure used | VDDIO -0.4V | - | V |
| $\mathrm{V}_{\text {SDOL }}$ | Low output level ( $\mathrm{l}_{\text {SDO }}=3.2 \mathrm{~mA}$ ) | - | - | 0.4 | V |
| $I_{\text {SDOL }}$ | Tri state leakage current (NCS = HIGH) | $\begin{aligned} & \text { VDDIO }=5 \mathrm{~V} \\ & \text { VDDIO }=19 \mathrm{~V} \\ & \text { For } 0<\text { SDO }<\text { VDDIO } \\ & \left(-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq 25^{\circ} \mathrm{C}\right) \end{aligned}$ | -5 | 5 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { VDDIO }=5 \mathrm{~V} \\ & \text { VDDIO }=19 \mathrm{~V} \\ & \text { For } 0<\text { SDO }<\text { VDDIO } \\ & \left(25^{\circ} \mathrm{C}>\mathrm{T}_{\mathrm{j}} \leq 150^{\circ} \mathrm{C}\right) \end{aligned}$ | -5 | 10 | $\mu \mathrm{A}$ |
| Vov_SDO | Over voltage detection threshold at SDO output | Prevent output from damage; avoid back supply to VDDIO | VDDIO+0.05 | VDDIO+0.2 | V |
| $\mathrm{t}_{\text {OFF_PROT }}$ | Turn-off delay for over voltage reverse supply protection | direct control of back to back in HS path; <br> VDDIO+1V; Measure at $0.5^{*}$ Ipeak | 0 | 1.5 | $\mu \mathrm{s}$ |
| VSDO | Voltage range w/o damage | SDO driven High or Low No damage of the part in short-circuit condition | -0.3 | 19 | V |
| Inputs NCS; SCLK; SDI |  |  |  |  |  |
| $\mathrm{V}_{\text {INL }}$ | Low input level | - | -0.3 | 0.75 | V |
| $\mathrm{V}_{\text {INH }}$ | High input level | - | 1.75 | VDD5+0.3 | V |
| $V_{\text {hyst }}$ | Hysteresis | - | 0.1 | 1 | V |
| 1 IN | Input current for NCS; SCLK; SDI (Vin= VDD5) | - | -50 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {IN ; }}$; | Input pull up resistor for NCS; SCLK; SDI ((VDD5 $\geq$ VPOR) \& ( $0 \mathrm{~V} \leq \mathrm{VIN} \leq$ $0.7^{*}$ VDD5) or $0 \mathrm{~V} \leq \mathrm{VIN} \leq 2.5 \mathrm{~V}$ ) | no back supply vs. the inputs allowed (see architecture requirement) optional pull up resistor or current source can be used | 50 | 250 | k $\Omega$ |
| $\mathrm{I}_{\mathrm{N}, \mathrm{pu}}$ | Input pull up current source for NCS; SCLK; SDI (VDD5 $\geq$ VPOR) \& $(\mathrm{VIN}<2.5 \mathrm{~V})$ |  | -30 | -100 | $\mu \mathrm{A}$ |

Table 96. SPI electrical characteristics

| Symbol | Parameters | Conditions | Min. | Max. | Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | Clock frequency (50\% duty cycle) | SPI has to work for all frequencies | 0 | 5 | MHz |
| $\mathrm{t}_{\text {sdo_ }}$ trans | SDO rise and fall time $20 \%$ to $80 \%$ VSDOH | guaranteed by design, 20pF...150pF load | 5 | 35 | ns |
| $\mathrm{t}_{\mathrm{clh}}$ | Minimum time SCLK $=$ HIGH | - | 75 | - | ns |
| $\mathrm{t}_{\mathrm{cll}}$ | Minimum time SCLK = LOW | - | 75 | - | ns |
| $\mathrm{t}_{\text {pcld }}$ | Propagation delay - incl. rise/fall time (SCLK to data at SDO active) | 150pF load | - | 50 | ns |
| $\mathrm{t}_{\text {csdv }}$ | NCS = LOW to output SDO active (SDO gets the same value as the last value from the previous communication) | 150pF load | - | 75 | ns |
| $\mathrm{t}_{\text {sclch }}$ | SCLK low before NCS low (setup time SCLK to NCS change H/L) | - | 75 | - | ns |
| $t_{\text {hclcl_app }}$ | SCLK change L/H after NCS = low | VHDL relevant ${ }^{(1)}$ | 950 | - | ns |
| $\mathrm{t}_{\text {scld }}$ | SDI input setup time (SCLK change $\mathrm{H} / \mathrm{L}$ after SDI data valid) | - | 15 | - | ns |
| $\mathrm{th}_{\text {hld }}$ | SDI input hold time (SDI data hold after SCLK change $\mathrm{H} / \mathrm{L}$ ) | - | 15 | - | ns |
| $\mathrm{t}_{\text {sclcl }}$ | SCLK low before NCS high | - | 100 | - | ns |
| $\mathrm{t}^{\text {hclch }}$ | SCLK high after NCS high | - | 100 | - | ns |
| $\mathrm{t}_{\text {pchdz }}$ | NCS L/H to SDO @ high impedance | - | - | 75 | ns |
| $\mathrm{t}_{\text {onNCS }}$ | NCS min. high time | VHDL relevant ${ }^{(1)}$ | 950 | - | ns |
| - | Capacitance at SDI; SDO; SCLK; NCS | - | - | 10 | pF |
| $\mathrm{t}_{\text {fNCS }}$ | NCS Filter time (Pulses $\leq$ tfNCS are ignored) | - | 10 | 40 | ns |
| $\mathrm{t}_{\text {SPI_switch }}$ | Minimum Input Rise and Fall time; 20-80\% at SDI; SCLK; NCS | - | - | 2 | ns |
| $\mathrm{t}_{\text {SPI_ovuv }}$ | Minimum input over/undershoot | guaranteed by design | -200 | 200 | mV |
| $\mathrm{T}_{\mathrm{cc}}$ | Communication check timer | - | 54 | 80 | ms |

1. Application relevant: VHDL design needs at least 4 clock cycles (e.g. System Clock 5 MHz ) to process assertion of NCS (low active Chip Select).

The following timing diagram enumerates the timing parameters applicable to the SPI interface:

Figure 40. SPI timings


The command and answer words of an SPI communication are described below:
Table 97. SPI communication command and answer words

|  | Word ID | Address |  |  |  | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Parity bit | ON state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | \#0 ${ }^{(1)}$ | 0 | 0 | 0 | 0 | - | - | - | - | - | - | - | - | - | - | - | - | Not used |
|  | \#1 ${ }^{(2)}$ | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | overcurrent monitoring |
|  | \#2 ${ }^{(2)}$ | 0 | 0 | 1 | 0 | SW reset | :0] (00) |  | $\begin{aligned} & E \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | - | restart trigger |
|  | \#3 | 0 | 0 | 1 | 1 | CL[1:0] | (01) |  | $\begin{aligned} & \underset{\sim}{E} \\ & \underline{\alpha} \\ & \underline{0} \end{aligned}$ | $\begin{aligned} & \text { E } \\ & \underset{\sim}{\sim} \\ & \hline \end{aligned}$ |  |  |  |  | $1^{(3)}$ |  | - | configuration 1 |
|  | \#4 ${ }^{(2)}$ | 0 | 1 | 0 | 0 |  | OTsd_thr | var |  | OTw | $\begin{aligned} & \text { irn_thr } \\ & (000) \end{aligned}$ |  |  |  | $0^{(4)}$ | $\begin{aligned} & 2 \\ & 3 \\ & 3 \end{aligned}$ | - | configuration 2 |
|  | \#5 ${ }^{(2)}$ | 0 | 1 | 0 | 1 |  |  | /[3:0] | 1111) |  | 0 | 0 | 0 | 0 | 0 |  | - | configuration 3 (WL mode trigger) |
| $\begin{aligned} & \infty \\ & \substack{\infty \\ \hline \\ \hline} \end{aligned}$ | \#6 ${ }^{(5)}$ | 0 | 1 | 1 | 0 | TDSR (0) | OL_ON (0) | X | X | X | X | X | X | X | X | X | - | configuration 4 |

Table 97. SPI communication command and answer words (continued)

| Word ID | Address |  |  |  | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Parity bit | ON state |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \#7a | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | configuration request 1 |
| \#7b | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | configuration request 2 |
| \#7c | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | configuration request 3 |
| \#7d | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | configuration request 4 |
| \#7e | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | configuration request 5 |
| \#8a | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | states request 1 |
| \#8b | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | states request 2 |
| \#8c | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | states request 3 |
| \#9 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | TRIG (0) |  | OFF STATE diagnosis |
| \#10a ${ }^{(6)}$ | 1 | 0 | 1 | 0 |  |  |  |  |  | Rese | ved |  |  |  |  |  | Reserved |
| \#10b ${ }^{(6)}$ | 1 | 0 | 1 | 0 |  |  |  |  |  | Rese |  |  |  |  |  |  | Reserved |
| \#11 ${ }^{(6)}$ | 1 | 0 | 1 | 1 |  |  |  |  |  | Rese | ved |  |  |  |  |  | Reserved |
| \#12a | 1 | 1 | 0 | 0 |  |  |  |  | '0's ( | 10:D0 | , parit | bit (1) |  |  |  |  | Reserved |
| \#12b | 1 | 1 | 0 | 0 |  |  |  |  | 00000 | 001' | parity | bit at 0 |  |  |  |  | Reserved |
| \#13a | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | component traceability number request 1 |
| \#13b | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | component traceability number request 2 |
| \#14 | 1 | 1 | 1 | 0 |  |  |  |  |  | Rese | ved |  |  |  |  |  | Reserved |
| \#15a | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | electronic id request |
| \#15b | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | silicon version request |
| \#15c | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | VHDLversion request |

1. Command frame ' 0 ' is not used.
2. In command frames 1, 2, 4 and 5 the bitfileds set to ' 0 ' must be respected otherwise internal logic will discard the command. These bits are consequently used as internal cross-check by logic on valid address for correct frame processing
3. $\mathrm{D}[1]$ BITFIELD IN SPI COMMAND \#3 must be kept at 1 .
4. $\mathrm{D}[1]$ bitfield in SPI command \#4 must be kept at 0 .
5. After POR or SW reset, D[8]..D[0] bitfield is set at ' $0 \_0111 \_1101$ '. This POR value is not processed by the logic as whatever further configuration. This bitfield status is mirrored in bitfield R[9]..R[1] in answer frame \#7d.
6. Frame $10 a, 10 b$ and 11 are reserved SPI command frames for ATE. If sent by, the SDO response will be the error frame $0 \times 0000 \mathrm{~h}$.

Table 98．SPI communication configuration

| Word ID | Address |  |  |  | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| answer to error | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Error because not use |
| answer to \＃1 | 0 | 0 | 0 | 1 | 0 | OCH1［1：0］ |  | 0 | $\mathrm{OCH0}[1: 0]$ |  | 0 | OCL1［1：0］ |  | 0 | OCLO［1：0］ |  | overcurrent monitoring |
| answer to \＃2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Nothing report |
| answer to \＃3 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Nothing report |
| answer to \＃4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Nothing report |
| answer to \＃5 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Nothing report |
| answer to \＃6 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Nothing report |
| answer to \＃7a | 0 | 1 | 1 | 1 | CL | ［1：0］ |  | $\begin{aligned} & \text { O} \\ & \stackrel{0}{0} \\ & \mathbb{\Phi} \\ & \underline{\sigma} \\ & \underline{\sigma} \end{aligned}$ |  |  |  |  | TSW＿low＿current＿echo | 1 |  | 0 | Configuration request 1 |
| answer to \＃7b | 0 | 1 | 1 | 1 |  |  | OT＿s | r＿va | echo |  | OTwarn_thr_var_echo |  | UV_PROT_EN_echo | NSPREAD＿echo | 0 | 0 <br>  <br>  <br> 3 <br> 3 <br> 3 <br> 3 <br> 3 | Configuration request 2 |
| answer to \＃7c | 0 | 1 | 1 | 1 | очэә ${ }^{-}$ヨロОWาМ |  | VL＿ec | 3：0］ |  | 0 | 0 | 0 | 0 | 0 | 0 | очวә－ $\mathrm{N} \mathrm{\exists}{ }^{-}$〇ヨS $\perp^{-} \mathrm{N} Y \forall M \perp O$ | Configuration request 3 |



Table 98. SPI communication configuration (continued)

| Word ID | Address |  |  |  | R11 | R10 | R9 | R8 | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| answer to \#9 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | G_O | [2:0] | OFF STATE diagnosis |
| answer to \#10a | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Nothing report |
| answer to \#10b | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Nothing report |
| answer to \#11 | 1 | 0 | 1 | 1 |  |  |  |  |  | Rese |  |  |  |  |  |  | Reserved for supplier test mode |
| answer to \#12a | 1 | 1 | 0 | 0 |  | OV_L |  |  |  |  |  | Rese |  |  |  |  | - |
| answer to \#12b | 1 | 1 | 0 | 0 |  |  |  | eserv |  |  |  |  | - | - | ○ | $\begin{aligned} & 3 \\ & > \\ & \hline \stackrel{0}{\circ} \end{aligned}$ | - |
| answer to \#13a | 1 | 1 | 0 | 1 | 111 | 110 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | component traceability number request 1 |
| answer to \#13B | 1 | 1 | 0 | 1 | 123 | 122 | 121 | 120 | 119 | 118 | 117 | 116 | 115 | 114 | 113 | 112 | component traceability number request 2 |
| answer to \#14 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Nothing report |
| answer to \#15a | 1 | 1 | 1 | 1 |  |  |  |  | nam | 9:0] |  |  |  |  | 0 | ASSP | electronic id request |
| answer to \#15b | 1 | 1 | 1 | 1 | 0 | 0 |  | n ve | ion( |  | 0 | 0 | 0 | 0 | 0 | 0 | silicon version request |
| answerto\#15c | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  |  |  | de_ | rsion |  |  |  | VHDL version request |

1. Bitfield R9..R1 is the mirror of the bitfield D8..D0 in command frame 6

## 5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK ${ }^{\circledR}$ packages, depending on their level of environmental compliance. ECOPACK ${ }^{\circledR}$ specifications, grade definitions and product status are available at: www.st.com.

ECOPACK ${ }^{\circledR}$ is an ST trademark.

### 5.1 PowerSSO-36 (exposed pad) package mechanical data

Figure 41. PowerSSO-36 (exposed pad) package mechanical drawing


Table 99. PowerSSO-36 (exposed pad) package mechanical data

| Symbol | Millimeters |  |  | Inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |
| $\ominus$ | $0^{\circ}$ | - | $8^{\circ}$ | $0^{\circ}$ | - | $8^{\circ}$ |
| Ө1 | $5^{\circ}$ | - | $10^{\circ}$ | $5^{\circ}$ | - | $10^{\circ}$ |
| Ө2 | $0^{\circ}$ | - | - | $0^{\circ}$ | - | - |
| A | 2.15 | - | 2.45 | 0.0846 |  | 0.0965 |
| A1 | 0.0 | - | 0.1 | 0.0 |  | 0.0039 |
| A2 | 2.15 | - | 2.35 | 0.0846 |  | 0.0925 |
| b | 0.18 | - | 0.32 | 0.0071 |  | 0.0126 |
| b1 | 0.13 | 0.25 | 0.3 | 0.0051 | 0.0098 | 0.0118 |
| c | 0.23 | - | 0.32 | 0.0091 |  | 0.0126 |
| c1 | 0.2 | 0.2 | 0.3 | 0.0079 | 0.0079 | 0.0118 |
| $D^{(1)}$ | 10.30 BSC |  |  | 0.4055 BSC |  |  |
| D1 | 6.9 | - | 7.5 | 0.2717 | - | 0.2953 |
| D2 | - | 3.65 | - | - | 0.1437 | - |
| D3 | - | 4.3 | - | - | 0.1693 | - |
| e | 0.50 BSC |  |  | 0.0197 BSC |  |  |
| E | 10.30 BSC |  |  | 0.4055 BSC |  |  |
| $\mathrm{E} 1{ }^{(1)}$ | 7.50 BSC |  |  | 0.2953 BSC |  |  |
| E2 | 4.3 | - | 5.2 | 0.1693 | - | 0.2047 |
| E3 | - | 2.3 | - | - | 0.0906 | - |
| E4 | - | 2.9 | - | - | 0.1142 | - |
| G1 | - | 1.2 | - | - | 0.0472 | - |
| G2 | - | 1 | - | - | 0.0394 | - |
| G3 | - | 0.8 | - | - | 0.0315 | - |
| h | 0.3 | - | 0.4 | 0.0118 | - | 0.0157 |
| L | 0.55 | 0.7 | 0.85 | 0.0217 | - | 0.0335 |
| L1 | 1.40 REF |  |  | 0.0551 REF |  |  |
| L2 | 0.25 BSC |  |  | 0.0098 BSC |  |  |
| N | 36 |  |  | 1.4173 |  |  |
| R | 0.3 | - | - | 0.0118 | - | - |
| R1 | 0.2 | - | - | 0.0079 | - | - |
| S | 0.25 | - | - | 0.0098 | - | - |
| Tolerance of form and position |  |  |  |  |  |  |
| aaa | 0.2 |  |  | 0.0079 |  |  |

Table 99. PowerSSO-36 (exposed pad) package mechanical data (continued)

| Symbol | Millimeters |  | Inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. |
| bbb | Max. |  |  |  |  |
| ccc | 0.2 | 0.0079 |  |  |  |
| ddd | 0.1 | 0.0039 |  |  |  |
| eee | 0.2 | 0.0079 |  |  |  |
| ffff | 0.1 | 0.0039 |  |  |  |
| ggg | 0.0079 |  |  |  |  |

1. Dimensions $D$ and $E 1$ do not include mold flash or protrusions. Allowable mold flash or protrusions is ' 0.25 mm ' per side D and ' 0.15 mm ' per side E1. D and E1 are Maximum plastic body size dimensions including mold mismatch.

## 6 Related document

Application Note AN4867 "L9960 ETC H-bridge", www.st.com website.

## 7 Revision history

Table 100. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :---: |
| 22-Jun-2015 | 1 | Initial release. |
| 25-Jun-2015 | 2 | Updated CDM results in Section Table 3.. |
| 14-Sep-2015 | 3 | Document status promoted from target specification to production. <br> Updated: <br> - Description on page 1; <br> - Table 7: Timing characteristics (LS rise/fall time); <br> - Table 10: VPS electrical characteristics (Inserted limits for Vs_clamp_neg); <br> - Table 62: Electrical characteristics (Updated limit for Itrack HS range 2 and range 3 , and update limits for CL hysteresis, range 0 and range 3); <br> - Table 70: Over-current detection electrical characteristics. (corrected typo: thresholds range swap for OC range 3 for LS/HS); <br> - Table 3: Absolute maximum ratings (added note for ESD table concerning HBM for OUTx and VPS). <br> - Table 97: SPI communication command and answer words (added note for SPI command frame \#3, \#4 and \#6). |
| 07-Oct-2015 | 4 | Table 70: Over-current detection electrical characteristics corrected USL for $I_{\text {track }}$. <br> Table 97: SPI communication command and answer words updated Word ID "\#6" from 0 to X; updated note " 5 ". <br> Table 98: SPI communication configuration updated Word ID answer to \#7d\# (R9-R1 from 0 to X; updated note " 1 ". |
| 02-Sep-2016 | 5 | Modified title in cover page and added "AEC-Q100 qualified" as first feature. <br> Updated: <br> - Table 5: Range of functionality: added note for Tj; <br> - Table 7: Timing characteristics for timings Td-On and Td_off; <br> - Figure 13: POR timing diagram; <br> - Table 31: HWSC/LBIST electrical characteristics: LBIST duration and LBIST coverage; <br> - Section 4.6.2: Current slew rate, <br> - Section 4.6.3: Voltage slew rate: removed wrong note for OL diagnostics in On-state not available during NOSR mode; <br> - Section 4.6.4: Current limitation: updated general description on current limitation fucntionality, and corrected figure 22, 23 and 24 for Tdiag2 and ILIM_REG references. <br> Updated description and references for table 47, 48 and 49; <br> - Table 7: Timing characteristics; <br> - Table 62: Electrical characteristics; <br> - Section 4.8.4: Diagnostic of "Over-current" in on-state corrected typo in ISR limits; <br> - Section 4.8.5: Diagnostic of "Open Load" in on-state description and corrected label for figure 30; <br> - Section 4.8.7: Off-state diagnostic. <br> Added Section 6: Related document. |

Table 100. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 22-Jun-2017 | 6 | Updated: <br> - The values of 'TTSD' parameter in Table 69; <br> - The values of 'OUT1_OL_Thr' parameter in Table 85; <br> - Table 99: PowerSSO-36 (exposed pad) package mechanical <br> data. |

## IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

$$
\text { © } 2017 \text { STMicroelectronics - All rights reserved }
$$


[^0]:    1. Extended range of temperature $\left(150,170^{\circ} \mathrm{C}\right)$.
