



## SIMPLE SWITCHER 4.5-V to 60-V Input, 2-A Power Module

### 1 Features

- Complete Integrated Power Solution Allows Small Footprint, Low-Profile Design
- 10 mm × 10 mm × 4.3 mm Package
- Wide-Output Voltage Adjust (2.5 V to 7.5 V)
- Adjustable Switching Frequency (200 kHz to 1 MHz)
- Synchronizes to an External Clock
- Automatic PFM Mode for Light Load Efficiency
- Adjustable Slow-start
- Output Voltage Sequencing / Tracking
- Power Good Output
- Programmable Undervoltage Lockout (UVLO)
- Over-Temperature Thermal Shutdown Protection
- Over-Current Protection (Hiccup Mode)
- Pre-Bias Output Start-Up
- Operating Temperature Range: –40°C to 105°C
- Enhanced Thermal Performance: 14°C/W
- Meets EN55022 Class B Emissions
  - Integrated Shielded Inductor

### 2 Applications

- Industrial and Motor Controls
- Automated Test Equipment
- Medical and Imaging Equipment
- High Density Power Systems

### 3 Description

The LMZ36002 SIMPLE SWITCHER® power module is an easy-to-use integrated power supply that combines a 2-A DC-DC converter with a shielded inductor and passives into a low profile, QFN package. This total power solution allows as few as three external components while still leaving the ability to adjust key parameters to meet specific design requirements.


The QFN package is easy to solder to a printed circuit board, allows reflow profiles up to 260°C, and has excellent power dissipation capability. The LMZ36002 offers flexibility with many features and is ideal for powering a wide range of devices and systems.

#### Device Information(1)


DEVICE NUMBER	PACKAGE	BODY SIZE
LMZ36002	QFN (43)	10.0 mm × 10.0 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

**Simplified Schematic**



**Efficiency vs Output Current**



## Table of Contents


<b>1 Features</b> .....	<b>1</b>	7.1 Overview .....	12
<b>2 Applications</b> .....	<b>1</b>	7.2 Functional Block Diagram .....	12
<b>3 Description</b> .....	<b>1</b>	7.3 Feature Description .....	13
<b>4 Revision History</b> .....	<b>2</b>	7.4 Device Functional Modes .....	21
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>8 Applications and Implementation</b> .....	<b>22</b>
<b>6 Specifications</b> .....	<b>4</b>	8.1 Application Information .....	22
6.1 Absolute Maximum Ratings .....	4	<b>9 Power Supply Recommendations</b> .....	<b>25</b>
6.2 ESD Ratings .....	4	<b>10 Layout</b> .....	<b>26</b>
6.3 Recommended Operating Conditions .....	4	10.1 Layout Guidelines .....	26
6.4 Thermal Information .....	5	10.2 Layout Example .....	26
6.5 Electrical Characteristics .....	6	10.3 EMI .....	27
6.6 Switching Characteristics .....	7	<b>11 Device and Documentation Support</b> .....	<b>28</b>
6.7 Typical Characteristics .....	8	11.1 Community Resources .....	28
6.8 Typical Characteristics .....	9	11.2 Trademarks .....	28
6.9 Typical Characteristics .....	10	11.3 Electrostatic Discharge Caution .....	28
6.10 Typical Characteristics (Thermal Derating) .....	11	11.4 Glossary .....	28
<b>7 Detailed Description</b> .....	<b>12</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>28</b>

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (September) to Revision A	Page
• Changed from Product preview to Production Data .....	1

## 5 Pin Configuration and Functions



**Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
AGND	1, 2, 3, 4, 5, 11, 12	G	Zero volt reference for the analog control circuitry. All of these pins are not connected together internal to the device and must be connected to one another externally using an analog ground plane on the PCB. Pins 11 and 12 are internally connected to the PGND of the device at a single point. The analog ground plane of the PCB should allow only analog ground currents to flow through these pins.
CLK	8	I	Synchronization input to synchronize the device to an external clock. Connect this pin to AGND if not used.
DNC	6, 40	-	Do Not Connect. Do not connect these pins to AGND, to another DNC pin, or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.
INH/UVLO	26	I	Inhibit and UVLO adjust pin. Use an open drain or open collector device to control the inhibit function. A resistor divider between this pin, AGND, and PVIN adjusts the UVLO voltage. Connect this pin to PVIN if not used.
PGND	19, 29, 30, 31, 32, 33, 41	G	This is the return current path for the power stage of the device. Connect these pins to the input source, the load, and to the bypass capacitors associated with PVIN and VOUT using power ground planes on the PCB. Pad 41 should be connected to the ground planes using multiple vias for good thermal performance.
PH	34, 35, 36, 37, 38, 39	O	Phase switch node. Do not place any external components on these pins or tie them to a pin of another function.
PVIN	27, 28, 42	I	Power input voltage. These pins supply all of the power to the device. Connect these pins to the input source and connect external bypass capacitors between these pins and PGND close to the device.
PWRGD	20	O	Power Good flag pin. This open drain output asserts low if the output voltage is more than approximately $\pm 10\%$ out of regulation. This pin is internally connected to an uncommitted 100k pull-up resistor that can be pulled up to a user-defined voltage applied to the PWRGD_PU pin.
PWRGD_P U	21	I	An internal 100 k pull-up resistor is connected between this pin and the PWRGD pin. If use of this internal pull-up resistor is desired, connect this pin to an appropriate voltage source that is less than or equal to 12 V. If unused, leave this pin floating.
RT	9	I	This pin is connected to internal frequency setting circuitry which sets the default switching frequency to 500 kHz. An external resistor can be connected from this pin to AGND to adjust the switching frequency. Refer to application section in datasheet.

(1) G = Ground, I = Input, O = Output

## Pin Functions (continued)

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
RTSEL	10	I	This pin can be used to adjust the switching frequency to 1 MHz without the need for an external resistor. Connect this pin to AGND to adjust the frequency to 1 MHz. Otherwise, leave this pin floating.
SENSE+	22	I	Remote sense connection. This pin must be connected to VOUT at the load or at the device pins. Connect the pin to VOUT at the load for improved regulation.
SS/TR	25	I	Slow-start and tracking pin. Connecting an external capacitor to this pin adjusts the output voltage slow-start ramp above its 4.1 ms default setting. A voltage applied to this pin allows for tracking and sequencing control.
VADJ	24	I	Connecting a resistor between this pin and AGND adjusts the output voltage.
VBSEL	7	I	Selectable internal bias supply. For output voltages $\geq 4.5$ V, connect this pin to VOUT. For output voltages $< 4.5$ V, connect this pin to AGND.
VERSA-COMP	23	I	Connects to internal compensation network. This pin can be left floating or connected to the VADJ pin to select the proper compensation depending on the output voltage.
VOUT	13, 14, 15, 16, 17, 18, 43	O	Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external bypass capacitors between these pins and PGND close to the device.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Input voltage	PVIN, INH/UVLO	−0.3	65	V
	VOUT, SENSE+, VBSEL	−0.3	30 <sup>(2)</sup>	V
	VADJ, VERSA-COMP, RT, RTSEL, SS/TR	−0.3	3.6	V
	PWRGD, PWRGD_PU	−0.3	15	V
	CLK	−0.3	5.5	V
Output voltage	PH	−0.3	65	V
Operating junction temperature <sup>(3)</sup>		−40	125	°C
Mechanical shock	Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted		1500	G
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20-2000Hz		20	G
Storage temperature, T <sub>stg</sub>		−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The maximum voltage that can be applied to these pins is 30 V or PVIN, whichever is less.

(3) See temperature derating curves in the Typical Characteristics section for thermal information.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
P <sub>VIN</sub>	Input voltage	4.5		60	V
V <sub>OUT</sub>	Output voltage	2.5		7.5	V

## Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$f_{SW}$	Switching frequency	200		1000	kHz
$T_A$	Operating ambient temperature	–40		105	°C

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LMZ36002	UNIT
		RVQ (QFN)	
		43 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	14	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	2.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

Over -40°C to +105°C free-air temperature,  $PV_{IN} = 24\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ ,  $I_{OUT} = I_{OUT\text{ max}}$ ,  $f_{SW} = 500\text{ kHz}$ ,  $C_{IN1} = 1 \times 10\text{-}\mu\text{F}$ , 100-V 1210 ceramic,  $C_{IN2} = 1 \times 100\text{-}\mu\text{F}$  100-V electrolytic bulk, and  $C_{OUT} = 3 \times 47\text{-}\mu\text{F}$ , 16-V 1210 ceramic (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTAGE (PV <sub>IN</sub> )						
PV <sub>IN</sub>	Input voltage range	Over I <sub>OUT</sub> range	4.5 <sup>(1)</sup>		60	V
UVLO	PV <sub>IN</sub> undervoltage lockout	PV <sub>IN</sub> increasing	3.2		3.8	V
		PV <sub>IN</sub> decreasing	2.8		V	
OUTPUT VOLTAGE						
V <sub>OUT</sub> (ADJ)	Output voltage adjust range	Over I <sub>OUT</sub> range	2.5		7.5	V
V <sub>OUT</sub>	Set-point voltage tolerance	T <sub>A</sub> = 25°C, I <sub>OUT</sub> = 300 mA	±0.7		±1.5 <sup>(2)</sup>	%
	Temperature variation	-40°C ≤ T <sub>A</sub> ≤ 105°C, I <sub>OUT</sub> = 0 A	±0.9			%
	Line regulation	T <sub>A</sub> = 25°C, Over PV <sub>IN</sub> range, I <sub>OUT</sub> = 300 mA	±0.1			%
	Load regulation	T <sub>A</sub> = 25°C, I <sub>OUT</sub> = 300 mA to I <sub>OUT</sub> max	±0.3			%
	Total output voltage variation	Includes set-point, line, load, and temperature	±2			%
V <sub>OUT</sub> ripple	Output voltage ripple	20-MHz Bandwidth	10			mV/pp
OUTPUT CURRENT						
I <sub>OUT</sub>	Output current	T <sub>A</sub> = 105°C, natural convection	0		1.5	A
I <sub>OUT</sub>	Output current	T <sub>A</sub> = 105°C, 200LFM	0		2	A
I <sub>OUT</sub>	Output current	T <sub>A</sub> = 95°C, natural convection	0		2	A
I <sub>LIM</sub>	Overcurrent threshold		2.5			A
PERFORMANCE						
η	Efficiency	PV <sub>IN</sub> = 12 V I <sub>OUT</sub> = 1 A	V <sub>OUT</sub> = 7.5 V; f <sub>SW</sub> = 400 kHz	95		%
			V <sub>OUT</sub> = 5 V; f <sub>SW</sub> = 200 kHz	93		%
			V <sub>OUT</sub> = 5 V; f <sub>SW</sub> = 500 kHz	92		%
			V <sub>OUT</sub> = 3.3 V; f <sub>SW</sub> = 200 kHz	90		%
			V <sub>OUT</sub> = 2.5 V; f <sub>SW</sub> = 200 kHz	87		%
		PV <sub>IN</sub> = 24 V I <sub>OUT</sub> = 1 A	V <sub>OUT</sub> = 7.5 V; f <sub>SW</sub> = 400 kHz	92		%
			V <sub>OUT</sub> = 5 V; f <sub>SW</sub> = 250 kHz	90		%
			V <sub>OUT</sub> = 5 V; f <sub>SW</sub> = 500 kHz	88		%
			V <sub>OUT</sub> = 3.3 V; f <sub>SW</sub> = 250 kHz	86		%
			V <sub>OUT</sub> = 2.5 V; f <sub>SW</sub> = 250 kHz	81		%
Transient response		I <sub>OUT</sub> = 50% load step 1 A/μs slew rate	Recovery time	100		μs
			Over/Undershoot	2		%
SLOW START						
T <sub>SS</sub>	Internal slow start time	SS/TR pin open	4.1			ms
INHIBIT						
V <sub>INH</sub> (high)	Inhibit control	Precision inhibit level	2.00	2.1	2.42	V
V <sub>INH</sub> (hys)		Inhibit turn-off hysteresis	-0.294			V
I <sub>I</sub> (shutdown)	Input shutdown supply current	INH/UVLO pin conected to AGND	2.4		6.2 <sup>(3)</sup>	μA
POWER GOOD (PWRGD)						
V <sub>PWRGD</sub>	PWRGD thresholds	V <sub>OUT</sub> rising	Good	95		%
			Fault	110		%
		V <sub>OUT</sub> falling	Fault	90		%
			Good	105		%

(1) The minimum  $PV_{IN}$  is 4.5 V or ( $V_{OUT} / 0.75$ ), whichever is greater. For  $V_{OUT} = 3.3\text{ V}$ , the minimum  $PV_{IN}$  is 4.75 V when  $I_{OUT} > 1.5\text{ A}$ .

(2) The stated limit of the set-point voltage tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance will be affected by the tolerance of the external  $R_{SET}$  resistor.

(3) Guaranteed by design. Not production tested.

## Electrical Characteristics (continued)

Over -40°C to +105°C free-air temperature,  $PV_{IN} = 24\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ ,  $I_{OUT} = I_{OUT\text{ max}}$ ,  $f_{sw} = 500\text{ kHz}$ ,  $C_{IN1} = 1 \times 10\text{-}\mu\text{F}$ , 100-V 1210 ceramic,  $C_{IN2} = 1 \times 100\text{-}\mu\text{F}$  100-V electrolytic bulk, and  $C_{OUT} = 3 \times 47\text{-}\mu\text{F}$ , 16-V 1210 ceramic (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMAL SHUTDOWN						
T <sub>SHUTDOWN</sub>	Thermal shutdown	Shutdown Temperature	160			°C
		Hysteresis	10			°C
INPUT/OUTPUT CAPACITANCE						
C <sub>IN</sub>	External input capacitance	ceramic	10 <sup>(4)</sup>			μF
		non-ceramic	100			μF
C <sub>OUT</sub>	External output capacitance	Ceramic	64 <sup>(5)</sup>	Note <sup>(6)</sup>		μF
		Non-ceramic	100	Note <sup>(6)</sup>		μF
		ceramic + non-ceramic	Note <sup>(6)</sup>		μF	
		Equivalent series resistance (ESR)	20		mΩ	







- (4) The specified minimum ceramic input capacitance represents the standard capacitance value. The actual effective capacitance after considering the effects of DC bias and temperature variation should be  $\geq 4.7\text{ }\mu\text{F}$ .
- (5) The amount of required output capacitance varies depending on the output voltage (see [Output Capacitor Selection](#)). The minimum required output capacitance must be comprised of ceramic capacitance. The amount of required ceramic capacitance represents the standard capacitance value. Locate the capacitance close to the device. Adding additional ceramic or non-ceramic capacitance close to the load improves the response of the regulator to load transients.
- (6) The maximum allowable output capacitance varies depending on the output voltage (see [Output Capacitor Selection](#)).

## 6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{sw}$	Switching frequency	RT and RTSEL pins open	410	500	590	kHz
$f_{CLK}$	CLK Control	Synchronization frequency	200		1000	kHz
$V_{CLK-H}$		CLK high level	2		5.5	V
$V_{CLK-L}$		CLK low level			0.4	V
$D_{CLK}$		CLK duty cycle	10%	50%	90%	


## 6.7 Typical Characteristics


**Figure 1. Efficiency vs Output Current**

**Figure 2. Efficiency vs Output Current**

**Figure 3. Voltage Ripple vs Output Current**

**Figure 4. Voltage Ripple vs Output Current**

**Figure 5. Power Dissipation vs Output Current**

**Figure 6. Power Dissipation vs Output Current**




## 6.8 Typical Characteristics


The typical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the device.




**Figure 7. Efficiency vs Output Current**




**Figure 8. Efficiency vs Output Current over frequency**




**Figure 9. Voltage Ripple vs Output Current**



**Figure 10. Voltage Ripple vs Output Current over frequency**




**Figure 11. Power Dissipation vs Output Current**




**Figure 12. Power Dissipation vs Output Current over frequency**

## 6.9 Typical Characteristics


The typical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the device.




**Figure 13. Efficiency vs Output Current**




**Figure 14. Efficiency vs Output Current**




**Figure 15. Voltage Ripple vs Output Current**



**Figure 16. Voltage Ripple vs Output Current**



**Figure 17. Power Dissipation vs Output Current**



**Figure 18. Power Dissipation vs Output Current**

## 6.10 Typical Characteristics (Thermal Derating)

The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 50 mm × 100 mm, 4-layer PCB with 2 oz. copper.




Figure 19. Safe Operating Area




Figure 20. Safe Operating Area




Figure 21. Safe Operating Area




Figure 22. Safe Operating Area




Figure 23. Safe Operating Area





Figure 24. Safe Operating Area

## 7 Detailed Description

### 7.1 Overview

The LMZ36002 is a full featured 60-V input, 2-A, synchronous step down converter with PWM, MOSFETs, inductor, and control circuitry integrated into a low-profile, overmolded package. This device enables small designs by integrating all but the input and output capacitors, while still leaving the ability to adjust key parameters to meet specific design requirements. The LMZ36002 provides a 3× output voltage range of 2.5 V to 7.5 V. A single external resistor is used to adjust the output voltage to the desired output. The switching frequency is also adjustable by using an external resistor or a synchronization pulse to accommodate various input/output voltage conditions and to optimize efficiency. The device provides accurate voltage regulation for a variety of loads by using an internal voltage reference that is 2% accurate over temperature. Input under-voltage lockout is internally set at 3.2 V, but can be adjusted upward using a resistor divider on the IN/UVLO pin of the device. The IN/UVLO pin can also be pulled low to put the device in standby mode to reduce input quiescent current. The device provides a power good signal to indicate when the output is within  $\pm 5\%$  of its nominal voltage. Thermal shutdown and current limit features protect the device during an overload condition. Automatic PFM mode improves light-load efficiency. A 43-pin, QFN, package that includes exposed bottom pads provides a thermally enhanced solution for space-constrained applications.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Adjusting the Output Voltage

The VADJ pin sets the output voltage of the LMZ36002. The output voltage adjustment range is from 2.5 V to 7.5 V. The switching frequency range for any output voltage must be determined from [Table 4](#) or [Table 5](#). The adjustment method requires the addition of  $R_{SET}$ , which sets the output voltage, and the connection of SENSE+ to VOUT. The  $R_{SET}$  resistor must be connected directly between the VADJ (pin 24) and AGND. The SENSE+ pin (pin 22) must be connected to VOUT either at the load for improved regulation or at VOUT of the device. [Table 1](#) lists the standard external  $R_{SET}$  resistor for a number of common bus voltages.

**Table 1. Standard  $R_{SET}$  Resistor Values for Common Output Voltages**

	OUTPUT VOLTAGE $V_{OUT}$ (V)				
	2.5	3.3	5.0	6.0	7.5
$R_{SET}$ (k $\Omega$ )	13.7	8.87	5.11	4.02	3.09

For other output voltages, the value of the required resistor can either be calculated using the following formula, or simply selected from the range of values given in [Table 2](#).

$$R_{SET} = \frac{20}{\left(\left(\frac{V_{OUT}}{1.011}\right) - 1\right)} \text{ (k}\Omega\text{)} \quad (1)$$

**Table 2. Standard  $R_{SET}$  Resistor Values**

$V_{OUT}$ (V)	$R_{SET}$ (k $\Omega$ )	$V_{OUT}$ (V)	$R_{SET}$ (k $\Omega$ )
2.5	13.7	5.1	4.99
2.6	12.7	5.2	4.87
2.7	11.8	5.3	4.75
2.8	11.3	5.4	4.64
2.9	10.7	5.5	4.53
3.0	10.2	5.6	4.42
3.1	9.76	5.7	4.32
3.2	9.31	5.8	4.22
3.3	8.87	5.9	4.12
3.4	8.45	6.0	4.02
3.5	8.06	6.1	3.97
3.6	7.87	6.2	3.92
3.7	7.50	6.3	3.83
3.8	7.32	6.4	3.74
3.9	6.98	6.5	3.65
4.0	6.81	6.6	3.61
4.1	6.49	6.7	3.57
4.2	6.34	6.8	3.48
4.3	6.19	6.9	3.40
4.4	5.90	7.0	3.36
4.5	5.76	7.1	3.32
4.6	5.62	7.2	3.24
4.7	5.49	7.3	3.20
4.8	5.36	7.4	3.16
4.9	5.23	7.5	3.09
5.0	5.11		

### 7.3.2 Switching Frequency (RT)

The switching frequency range of the LMZ36002 is 200 kHz to 1 MHz. Not all  $PV_{IN}$ ,  $V_{OUT}$ , and  $I_{OUT}$  conditions can be set to all of the frequencies in this range. See [Recommended Operating Range](#) for the allowable operating ranges. The switching frequency can easily be set one of three ways. First, leaving the RT pin (pin 9) and RTSEL pin (pin 10) floating (OPEN) allows operation at the default switching frequency of 500 kHz. Also, connecting the RTSEL pin to AGND while floating the RT pin, sets the switching frequency to 1 MHz. The option is also available to set the switching frequency to any frequency in the range of 200 kHz to 1 MHz, by connecting a resistor ( $R_{RT}$ ) between the RT pin and AGND, while floating the RTSEL pin. See [Table 3](#) below for standard resistor values for setting the switching frequency or use [Equation 2](#) to calculate  $R_{RT}$  for additional switching frequencies.

**Table 3. Switching Frequency  $R_{RT}$  Values**

Switching Frequency	$R_{RT}$ (k $\Omega$ )
250 kHz	158
500 kHz	78.7 or (RT pin OPEN, RTSEL pin OPEN)
750 kHz	53.6
1 MHz	38.3 or (RT pin OPEN, RTSEL pin to AGND)

$$R_{RT} = \frac{40200}{f_{sw} \text{ (kHz)}} - 0.6 \text{ (k}\Omega\text{)} \quad (2)$$

### 7.3.3 Recommended Operating Range

[Table 4](#) and [Table 5](#) below show the allowable switching frequencies for a given range of output voltages. Reference [Table 4](#) for applications where the maximum output current is 1.75 A or less. Reference [Table 5](#) for applications that the output current is greater than 1.75 A. Notice that applications requiring less than 1.75 A can operate over a much wider range of switching frequencies. For the most efficient solution, always operate at the lowest allowable frequency.

**Table 4. Switching Frequency vs Output Voltage  
Output Current  $\leq 1.75$  A**

$V_{OUT}$ RANGE (V)	SWITCHING FREQUENCY RANGE (kHz)							
	$PV_{IN} = 12$ V		$PV_{IN} = 24$ V		$PV_{IN} = 36$ V		$PV_{IN} = 48$ V	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
2.5 - 3.5 V	200	1000	200	600	200	400	200	300
>3.5 - 4.5 V	200	1000	200	850	200	550	200	400
>4.5 - 5.5 V	200	1000	200	1000	200	750	200	550
>5.5 - 6.5 V	300	1000	200	1000	200	1000	200	630
>6.5 - 7.5 V	300	900	300	1000	300	950	300	800

**Table 5. Switching Frequency vs Output Voltage  
Output Current  $> 1.75$  A**

$V_{OUT}$ RANGE (V)	SWITCHING FREQUENCY RANGE (kHz)							
	$PV_{IN} = 12$ V		$PV_{IN} = 24$ V		$PV_{IN} = 36$ V		$PV_{IN} = 48$ V	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
2.5 - 3.5 V	200	450	200	500	200	400	200	300
>3.5 - 4.5 V	200	500	200	600	200	550	200	400
>4.5 - 5.5 V	200	500	200	650	200	700	200	550
>5.5 - 6.5 V	300	500	250	700	250	800	250	650
>6.5 - 7.5 V	300	400	300	750	300	800	300	800

### 7.3.4 Synchronization (CLK)

The LMZ36002 switching frequency can also be synchronized to an external clock from 200 kHz to 1 MHz. Not all  $PV_{IN}$ ,  $V_{OUT}$ , and  $I_{OUT}$  conditions can be set to all of the frequencies in this range. See [Recommended Operating Range](#) for the allowable operating ranges.

To implement the synchronization feature, connect a clock signal to the CLK pin with a duty cycle between 10% and 90%. The clock signal amplitude must transition lower than 0.4 V and higher than 2.0 V. The start of the switching cycle is synchronized to the rising edge of CLK pin. Before the external clock is present the device operates in RT mode and the switching frequency is set by  $R_{RT}$  resistor. Select  $R_{RT}$  to set the frequency close to the external synchronization frequency. When the external clock is present, the CLK mode overrides the RT mode. If the external clock is removed or fails at logic high or low, the LMZ36002 will switch at the frequency programmed by the  $R_{RT}$  resistor after a time-out period. Connect the CLK pin (pin 8) to AGND if not used.

### 7.3.5 Output Capacitor Selection

The minimum required and maximum output capacitance of the LMZ36002 is a function of the output voltage as shown in [Table 6](#). Additionally, the output voltage will determine the Versa-Comp configuration (see [VERSA-COMP Pin Configurations](#)), which is also included in [Table 6](#). The capacitance values listed in [Table 6](#) are the specified capacitance values. The effects of DC bias and temperature variation must be considered when using ceramic capacitance. For ceramic capacitors, package size, voltage rating, and dielectric material will contribute to differences between the specified value and the actual effective value of the capacitance.  $C_{OUT(min)}$  must be comprised of ceramic type capacitors. Additional capacitance, not exceeding  $C_{OUT(max)}$ , may be ceramic type, low-ESR polymer type, or a combination of the two. See [Table 7](#) for a preferred list of output capacitors by vendor.

**Table 6. Required Output Capacitance**

$V_{OUT}$ (V)	MINIMUM REQUIRED $C_{OUT}$ ( $\mu$ F) <sup>(1) (2)</sup>	MAXIMUM $C_{OUT}$ ( $\mu$ F) <sup>(2)</sup>	Versa-Comp Connection
2.5	64	350	Leave OPEN
3.3	64	350	Connect to VADJ
5.0	64	350	Connect to VADJ
6.0	64	200	Connect to VADJ
7.5	100	200	Connect to VADJ

(1) Minimum required output capacitance must be comprised of ceramic capacitance.

(2)  $C_{OUT}$  values represent specified capacitance values.

**Table 7. Recommended Output Capacitors<sup>(1)</sup>**

VENDOR	SERIES	PART NUMBER	CAPACITOR CHARACTERISTICS		
			WORKING VOLTAGE (V)	CAPACITANCE <sup>(2)</sup> ( $\mu$ F)	ESR <sup>(3)</sup> (m $\Omega$ )
TDK	X5R	C3225X5R1C106K	16	10	2
Murata	X5R	GRM32ER61C106K	16	10	2
TDK	X5R	C3225X5R1C226M	16	22	2
Murata	X5R	GRM32ER61C226K	16	22	2
TDK	X5R	C3225X5R1A476M	10	47	2
Murata	X5R	GRM32ER61C476K	16	47	3
TDK	X5R	C3225X5R0J107M	6.3	100	2
Murata	X5R	GRM32ER60J107M	6.3	100	2
Murata	X5R	GRM32ER61A107M	10	100	2
Kemet	X5R	C1210C107M4PAC7800	16	100	2
Panasonic	POSCAP	6TPE100MI	6.3	100	18
Panasonic	POSCAP	6TPF220M9L	6.3	220	9

(1) **Capacitor Supplier Verification, RoHS, Lead-free and Material Details**

Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

(2) Specified capacitance values.

(3) Maximum ESR @ 100kHz, 25°C.


**Table 7. Recommended Output Capacitors<sup>0</sup> (continued)**

VENDOR	SERIES	PART NUMBER	CAPACITOR CHARACTERISTICS		
			WORKING VOLTAGE (V)	CAPACITANCE <sup>(2)</sup> (μF)	ESR <sup>(3)</sup> (mΩ)
Panasonic	POSCAP	6TPE220ML	6.3	220	12

### 7.3.6 VERSA-COMP Pin Configurations

The versa-comp feature of the LMZ36002 allows a simple method to adjust the internal compensation network to provide the optimized phase and gain margin based on the output voltage. This easy-to-use feature requires no external components and is implemented by the simple configuration of two adjacent pins on the module.

The versa-comp feature must be configured in one of two ways; VERSA-COMP pin left OPEN or VERSA-COMP pin tied to VADJ. The output voltage determines the appropriate Versa-Comp pin configuration. Table 8 lists the Versa-Comp configuration. Figure 25 shows the two possible Versa-Comp pin configurations.


**Figure 25. Versa-Comp Configurations**
**Table 8. VERSA-COMP Pin Configurations**

V <sub>OUT</sub> RANGE (V)		VERSA-COMP PIN CONFIGURATION
MIN	MAX	
2.5	< 3.0	OPEN
3.0	7.5	Connect to VADJ

### 7.3.7 Input Capacitor Selection

The LMZ36002 requires a ceramic capacitor with a minimum effective input capacitance of 4.7 μF. Use only high-quality ceramic type X5R or X7R capacitors with sufficient voltage rating. An additional 100 μF of non-ceramic capacitance is recommended for applications with transient load requirements. The voltage rating of input capacitors must be greater than the maximum input voltage. To compensate the derating of ceramic capacitors, a voltage rating of twice the maximum input voltage is recommended. At worst case, when operating at 50% duty cycle and maximum load, the combined ripple current rating of the input capacitors must be at least 1.0 Arms. Table 9 includes a preferred list of capacitors by vendor.



**Table 9. Recommended Input Capacitors<sup>(1)</sup>**

VENDOR	SERIES	PART NUMBER	CAPACITOR CHARACTERISTICS		
			WORKING VOLTAGE (V)	CAPACITANCE <sup>(2)</sup> ( $\mu$ F)	ESR <sup>(3)</sup> (m $\Omega$ )
TDK	X5R	C3225X5R1H106K	50	10	3
Murata	X7R	GRM32ER71H106K	50	10	2
Murata	X7R	GRM32ER71J106K	63	10	2
Panasonic	ZA	EEHZA1H101P	50	100	28
Panasonic	ZA	EEHZA1J560P	63	56	30

(1) **Capacitor Supplier Verification, RoHS, Lead-free and Material Details**

Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.


(2) Specified capacitance values

(3) Maximum ESR @ 100kHz, 25°C.


### 7.3.8 Output On/Off Inhibit (INH/UVLO)

The INH/UVLO pin provides on and off control of the device. The INH input provides a precise 2.1 V as soon as rising threshold to allow direct logic drive or connection to a voltage divider from a higher voltage source such as  $PV_{IN}$ . Once the INH/UVLO pin voltage exceeds the threshold voltage, the device starts operation. The INH input also incorporates 300 mV (typ) of hysteresis resulting in a falling threshold of 1.8 V. If the INH/UVLO pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state. The INH/UVLO pin cannot be open circuit or floating. The simplest way to enable the operation of the LMZ36002 is to connect the INH/UVLO pin to  $PV_{IN}$  pin directly as shown in Figure 26. This connection allows the LMZ36002 device to restart when  $PV_{IN}$  is again within the operation range.


If an application requires controlling the INH/UVLO pin, either drive it directly with a logic input or use an open drain and collector device to interface with the pin and place a 100-k $\Omega$  resistor between this pin and  $PV_{IN}$  pin as shown in Figure 27. When turning Q1 on applies a low voltage to the inhibit control (INH/UVLO) pin and disables the output of the supply, shown in Figure 28. If Q1 is turned off, the supply executes a slow-start power-up sequence, as shown in Figure 29.




**Figure 26. Enabling the Device**



**Figure 27. Typical Inhibit Control**



**Figure 28. Inhibit Turn-Off**




**Figure 29. Inhibit Turn-On**

### 7.3.9 Under Voltage Lockout (UVLO)

The LMZ36002 device has an internal UVLO circuit which prevents the device from operating until the  $PV_{IN}$  voltage exceeds the UVLO threshold, (3.2 V (typ)). The device will begin switching and the output voltage will begin to rise once  $PV_{IN}$  exceeds the threshold, however  $PV_{IN}$  must be greater than ( $V_{OUT}/0.75$ ) in order to for  $V_{OUT}$  to regulate at the set-point voltage.

Applications may require a higher UVLO threshold to prevent early turn-on, for sequencing requirements, or to prevent input current draw at lower input voltages. An external resistor divider can be added to the INH/UVLO pin to adjust the UVLO threshold higher. The external resistor divider can be configured as shown in Figure 30. Table 10 lists standard values for  $R_{UVLO1}$  and  $R_{UVLO2}$  to adjust the UVLO voltage higher.



**Figure 30. Adjustable PVIN UVLO**

**Table 10. Standard Resistor Values for Adjusting PVIN UVLO**

VIN UVLO (V)	4.5	10	15	20	25	30	35	40	45
$R_{UVLO1}$ (k $\Omega$ )	100	100	100	100	100	100	100	100	100
$R_{UVLO2}$ (k $\Omega$ )	46.4	21.0	14.0	10.5	8.45	6.98	6.04	5.23	4.64

### 7.3.10 Remote Sense

The SENSE+ pin must be connected to  $V_{OUT}$  at the load, or at the device pins.

Connecting the SENSE+ pin to  $V_{OUT}$  at the load improves the load regulation performance of the device by allowing it to compensate for any I-R voltage drop between its output pins and the load. An I-R drop is caused by the high output current flowing through the small amount of pin and trace resistance. This should be limited to a maximum of 300 mV.

#### NOTE

The remote sense feature is not designed to compensate for the forward drop of nonlinear or frequency dependent components that may be placed in series with the converter output. Examples include OR-ing diodes, filter inductors, ferrite beads, and fuses. When these components are enclosed by the SENSE+ connection, they are effectively placed inside the regulation control loop, which can adversely affect the stability of the regulator.

### 7.3.11 VBSEL

The VBSEL pin allows the user to select the input source of the internal bias circuitry to improve efficiency. For output voltages  $\geq 4.5$  V, connect this pin to  $V_{OUT}$ . For output voltages  $< 4.5$  V, connect this pin to AGND.

### 7.3.12 Slow Start (SS/TR)

Leaving SS/TR pin open enables the internal slow start time interval of approximately 4.1 ms. Adding additional capacitance between the SS pin and AGND increases the slow start time. Increasing the slow start time will reduce inrush current seen by the input source and reduce the current seen by the device when charging the output capacitors. To avoid the activation of current limit and ensure proper start-up, the SS capacitor may need to be increased when operating near the maximum output capacitance limit.

See [Table 11](#) below for SS capacitor values and timing interval.

**Table 11. Slow-Start Capacitor Values and Slow-Start Time**



C <sub>SS</sub> (nF)	open	15	22	33	47
SS Time (ms)	4.1	7	10	15	20

### 7.3.13 Power Good (PWRGD) and Pull-up (PWRGD\_PU)

The PWRGD pin is an open drain output. Once the voltage on the SENSE+ pin is between 95% and 105% of the set voltage, the PWRGD pin pull-down is released and the pin floats. The recommended pullup resistor value is between 10 k $\Omega$  and 100-k $\Omega$  to a voltage source that is 12 V or less. The LMZ36002 has an internal 100-k $\Omega$  between the PWRGD pin (pin 20) and the PWRGD\_PU pin (pin 21). Connect the PWRGD\_PU pin to an external voltage source to avoid using an external pullup resistor. The PWRGD pin is pulled low when the voltage on SENSE+ is lower than 90% or greater than 110% of the nominal set voltage.

### 7.3.14 Overcurrent Protection

For protection against load faults, the LMZ36002 incorporates output overcurrent protection. Applying a load that exceeds the regulator's overcurrent threshold causes the output to shut down when the output voltage falls below the PWRGD threshold. Following shutdown, the module periodically attempts to recover by initiating a slow-start power-up as shown in [Figure 31](#). This is described as a hiccup mode of operation, whereby the module continues in a cycle of successive shutdown and power up until the load fault is removed. During this period, the average current flowing into the fault is significantly reduced which reduces power dissipation. Once the fault is removed, the module automatically recovers and returns to normal operation as shown in [Figure 32](#).



### 7.3.15 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 160°C typically. The device reinitiates the power up sequence when the junction temperature drops below 150°C typically.

## 7.4 Device Functional Modes

### 7.4.1 Active Mode

The LMZ36002 is in Active Mode when PVIN is above the UVLO threshold and the INH/UVLO pin voltage is above the INH high threshold. The simplest way to enable the LMZ36002 is to connect the INH/UVLO terminal to PVIN. This allows self start-up of the LMZ36002 when the input voltage is in the operation range: 4.5 V to 60 V.

### 7.4.2 Light Load Operation

At light load, the LMZ36002 operates in pulse skip mode to improve efficiency and decrease power dissipation by reducing switching losses and gate drive losses. In light load operation (PFM mode), the output voltage can rise slightly above the set-point specification. To avoid this behavior, a 300-mA load is required on the output.

### 7.4.3 Shutdown Mode

The INH/UVLO pin provides electrical ON and OFF control for the LMZ36002. When the INH/UVLO pin voltage is below the INH threshold, the device is in shutdown mode. In shutdown mode the stand-by current is 2.4  $\mu$ A typically with  $PV_{IN} = 24$  V. The LMZ36002 also employs under voltage lock out protection. If  $PV_{IN}$  is below the UVLO level, the output of the regulator turns off.

## 8 Applications and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The LMZ36002 is a synchronous step down DC-DC power module. It is used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 2 A. The following design procedure can be used to select components for the LMZ36002. Alternately, the WEBENCH® software may be used to generate complete designs. When generating a design, the WEBENCH software utilizes an iterative design procedure and accesses comprehensive databases of components. Please go to for more details.

#### 8.1.1 Minimum External Component Application

The LMZ36002 requires only a few external components to convert from a wide input voltage supply range to a wide range of output voltages. Figure 33 shows a basic LMZ36002 schematic with only the minimum required components.



**Figure 33. LMZ36002 Minimum External Component Application**

##### 8.1.1.1 Design Requirements

For this design example, use the parameters listed in Table 12 and follow the design procedures below.

**Table 12. Design Example Parameters**

DESIGN PARAMETER	VALUE
Input Voltage $PV_{IN}$	24 V typical
Output Voltage $V_{OUT}$	5.0 V
Output Current Rating	2 A
Operating Frequency	500 kHz

##### 8.1.1.2 Detailed Design Procedure

###### 8.1.1.2.1 Output Voltage Set-Point

The output voltage of the LMZ36002 device is externally adjustable using a single resistor ( $R_{SET}$ ). Select the value of  $R_{SET}$  from Table 2 or calculate using Equation 3:

$$R_{SET} = \frac{20}{\left(\left(\frac{V_{OUT}}{1.011}\right) - 1\right)} \text{ (k}\Omega\text{)} \quad (3)$$

Knowing the desired output voltage is 5 V, the  $R_{SET}$  value can then be calculated using Equation 3 or selected from Table 2. The formula yields a value of 5.07 k $\Omega$ . Choose the closest available value of 5.11 k $\Omega$  for  $R_{SET}$ .

#### 8.1.1.2.2 RT and RTSEL

The default switching frequency of the LMZ36002 is set to 500 kHz by leaving the RT pin open and the RTSEL pin open. The switching frequency of this application is 500-kHz, therefore no additional resistor is required to set the switching frequency. If another frequency is desired, use Table 3 to select the required resistor value.

#### 8.1.1.2.3 VERSA-COMP

The Versa-Comp feature of the LMZ36002 configures the internal compensation based on the output voltage. From Table 8, the required Versa-Comp configuration for a 5-V output is to connect the VERSA-COMP pin to the VADJ pin.

#### 8.1.1.2.4 VBSEL

The VBSEL pin allows the user to select the input source of the internal bias circuitry to improve efficiency. For output voltages  $\geq 4.5$  V, connect this pin to VOUT. For output voltages  $< 4.5$  V, connect this pin to AGND.



#### 8.1.1.2.5 Input Capacitors

For this design, a 10- $\mu$ F, X7R dielectric ceramic capacitor rated for 50 V is used for the input decoupling capacitor. The effective capacitance at 24 V is 5.7  $\mu$ F, the equivalent series resistance (ESR) is approximately 3 m $\Omega$ , and the current-rating is 5 A.

#### 8.1.1.2.6 Output Capacitors

The minimum required output capacitance for a 5 V output is 64  $\mu$ F of ceramic capacitance. For this design, a 100  $\mu$ F, X5R dielectric ceramic capacitor rated for 10 V is used for the output capacitor.

#### 8.1.1.2.7 Application Waveforms



## LMZ36002

SNVSA92A – SEPTEMBER 2015 – REVISED SEPTEMBER 2015

www.ti.com

### 8.1.2 INH Control Application

Figure 36 shows a more typical use schematic which makes use of the INH control, Versa-Comp, SS, PWRGD and PWRGD\_PU features, along with adjusting the switching frequency with an external resistor. Setting these additional features is described below.




Figure 36. LMZ36002 Typical Schematic

#### 8.1.2.1 Design Requirements

For this design example, use the parameters listed in Table 13 as the input parameters. For the complete design procedures start with the procedures for the basic application above as well as the procedures listed below.

Table 13. Design Example Parameters

DESIGN PARAMETER	VALUE
Input Voltage $PV_{IN}$	24 V typical
Output Voltage $V_{OUT}$	5.0 V
Output Current Rating	2 A
Operating Frequency	750 kHz
Inhibit Control	Yes
Power Good Signal	Yes
Slow Start Time	10 ms
Output Capacitance	300 µF

### 8.1.3 Detailed Design Procedure

#### 8.1.3.1 Switching Frequency

To adjust the switching frequency place a resistor between the RT pin (pin 9) and AGND. Refer to Table 3 to select the required value for  $R_{RT}$  resistor. To set the switching frequency to 750 kHz, the value for  $R_{RT}$  is 53.6 kΩ, selected from Table 3.

#### 8.1.3.2 Power Good

The PWRGD pin is an open drain output. The LMZ36002 includes an internal 100 kΩ pullup resistor between the PWRGD pin and the PWRGD\_PU pin. Connecting the PWRGD\_PU pin to a pullup voltage allows use of the PWRGD signal without adding an additional component. In this example, the 5-V output is used as the pullup voltage.



### 8.1.3.3 Inhibit Control

To control the turn ON and OFF of the LMZ36002, an open-drain and collector device is recommended. The open-drain and collector device must be rated for the maximum voltage applied to PVIN. A pull-up resistor is required between the INH/UVLO pin and PVIN. Place a 100-k $\Omega$  resistor between the INH/UVLO pin and the PVIN pin.

### 8.1.3.4 VERSA-COMP

The Versa-Comp feature of the LMZ36002 configures the internal compensation based on the output voltage. From [Table 8](#), the required Versa-Comp configuration for a 5-V output is to connect the VERSA-COMP pin to the VADJ pin.

### 8.1.3.5 VBSEL

The VBSEL pin allows the user to select the input source to the internal power circuitry to improve efficiency. For output voltages  $\geq 4.5$  V, connect this pin to VOUT. For output voltages  $< 4.5$  V, connect this pin to AGND.

### 8.1.3.6 Slow-Start Capacitors

When the SS/TRK pin remains floating the LMZ36002 implements a typical soft-start time of 4.1 ms. In order to increase the slow start time, an external slow start capacitor,  $C_{SS}$  must be placed between the SS/TRK pin and AGND. Select a value for  $C_{SS}$  from [Table 11](#).

For the desired slow-start time of 10 ms, a slow-start capacitor value of 22 nF is selected from [Table 11](#).

### 8.1.3.7 Input Capacitors

For this design, a 10- $\mu$ F ceramic capacitor plus a 100- $\mu$ F aluminum electrolytic capacitor, both rated for 50 V are used for the input decoupling capacitors.

### 8.1.3.8 Output Capacitors

The maximum allowable output capacitance for a 5-V output is 350  $\mu$ F of capacitance. At least 64  $\mu$ F of capacitance must be ceramic type. For this design, 3 $\times$  100- $\mu$ F, X5R dielectric ceramic capacitors rated for 10 V are used for the output capacitors.

## 9 Power Supply Recommendations

The LMZ36002 is designed to operate from an input voltage supply range between 4.5 V and 60 V. This input supply should be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the LMZ36002 supply voltage that can cause a false UVLO fault triggering and system reset.

If the input supply is located more than a few inches from the LMZ36002 additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The typical amount of bulk capacitance is 47  $\mu$ F or the typical amount of electrolytic capacitance is 100  $\mu$ F.

## 10 Layout

The performance of any switching power supply depends as much upon the layout of the PCB as the component selection. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

### 10.1 Layout Guidelines

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. [Figure 37](#) thru [Figure 40](#), shows a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (PVIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Keep AGND and PGND separate from one another. The connection is made internal to the device.
- Place  $R_{SET}$ ,  $R_{RT}$ , and  $C_{SS}$  as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.

### 10.2 Layout Example




Figure 37. Typical Top-Layer Layout




Figure 38. Typical Layer-2 Layout




Figure 39. Typical Layer-3 Layout






Figure 40. Typical Bottom-Layer Layout

## 10.3 EMI


The LMZ36002 is compliant with EN55022 Class B radiated emissions. Figure 41 through Figure 44 show typical examples of radiated emissions plots for the LMZ36002 operating from 24 V and 48 V. Both graphs include the plots of the antenna in the horizontal and vertical positions.




**Figure 41. Radiated Emissions (EN55022 Class B)  
24-V Input, 5-V Output, 2-A Load, 250 kHz**



**Figure 42. Radiated Emissions (EN55022 Class B)  
48-V Input, 5-V Output, 2-A Load, 300 kHz**



**Figure 43. Radiated Emissions (EN55022 Class B)  
24-V Input, 5-V Output, 2-A Load, 500 kHz**



**Figure 44. Radiated Emissions (EN55022 Class B)  
48-V Input, 7.5-V Output, 2-A Load, 750 kHz**

## 11 Device and Documentation Support

### 11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.2 Trademarks

E2E is a trademark of Texas Instruments.

SIMPLE SWITCHER, WEBENCH are registered trademarks of Texas Instruments.

### 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.4 Glossary

[SLYZ022](#) — *TI Glossary*.


This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

RVQ (S-PB3QFN-N43)

PLASTIC QUAD FLATPACK NO-LEAD



4212144-3/E 11/13

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.

## THERMAL PAD MECHANICAL DATA

RVQ (R-PB3QFN-N43)


PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions  
Thermal Pad Tolerance:  $\pm 0.10\text{mm}$

4221144-3/C 02/14

NOTE: All linear dimensions are in millimeters




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - D. See next page for stencil design recommendation.


RVQ (S-PB3QFN-N43)

PLASTIC QUAD FLATPACK NO-LEAD

Example Stencil Design (Note E)  
Stencil Thickness = 0,125mm



60% solder coverage on center pads



4215269-5/F 08/14

NOTES:

- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMZ36002RVQR	ACTIVE	B3QFN	RVQ	43	500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	(46002WV ~ LMZ36002)	<a href="#">Samples</a>
LMZ36002RVQT	ACTIVE	B3QFN	RVQ	43	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	(46002WV ~ LMZ36002)	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

RVQ (S-PB3QFN-N43)

PLASTIC QUAD FLATPACK NO-LEAD



4212144-3/E 11/13

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.

## IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>), [evaluation modules](#), and [samples](http://www.ti.com/sc/docs/sampterm.htm) (<http://www.ti.com/sc/docs/sampterm.htm>).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2017, Texas Instruments Incorporated