TEXAS INSTRUMENTS

LSF0101, LSF0102, LSF0108

SDLS966G – DECEMBER 2013 – REVISED FEBRUARY 2016

LSF010x 1/2/8 Channel Bidirectional Multi-Voltage Level Translator for Open-Drain and Push-Pull Application

1 Features

- Provides Bidirectional Voltage Translation With No Direction Pin
- Supports Up to 100 MHz Up Translation and Greater Than 100 MHz Down Translation at ≤ 30pF Cap Load and Up To 40 MHz Up/Down Translation at 50 pF Cap Load
- Supports Hot Insertion
- Allow Bidirectional Voltage Level Translation Between
  - 0.95 V ↔ 1.8/2.5/3.3/5 V
  - 1.2 V ↔ 1.8/2.5/3.3/5 V
  - 1.8 V ↔ 2.5/3.3/5 V
  - 2.5 V ↔ 3.3/5 V
  - 3.3 V ↔ 5 V
- Low Standby Current
- 5 V Tolerance I/O Port to Support TTL
- Low Ron Provides Less Signal Distortion
- High-Impedance I/O pins For EN = Low
- Flow-Through Pinout for Ease PCB Trace Routing
- Latch-Up Performance Exceeds 100 mA Per JESD 17
- –40°C to 125°C Operating Temperature Range
- ESD Performance Tested Per JESD 22
  - 2000 V Human-Body Model (A114-B, Class II)
  - 200 V Machine Model (A115-A)
  - 1000 V Charged-Device Model (C101)

2 Applications

- GPIO, MDIO, PMBus, SMBus, SDIO, UART, I^{2}C, and Other Interfaces in Telecom Infrastructure
- Industrial
- Automotive
- Personal Computing

3 Description

LSF family supports up to 100 MHz up translation and greater than 100 MHz down translation at ≤ 30pF cap load and up to 40 MHz up/down translation at 50 pF cap load which allows the LSF family to support more consumer or telecom interfaces (MDIO or SDIO). The LSF family has bidirectional voltage translation without the need for DIR pin which minimizes system effort (for PMBus, I^{2}C, or SMbus).

LSF family supports 5 V tolerance on IO port which makes it compatible with TTL levels in industrial and telecom applications. The LSF family is able to set up different voltage translation levels on each channel which makes it very flexible.

Device Information[1]

PART NUMBER	PACKAGE(PINS)	BODY SIZE (NOM)
LSF0101	SON (6)	1.45 mm × 1.00 mm
LSF0102	X2SON (8)	1.40 mm × 1.00 mm
	DSBGA (8)	1.90 mm × 1.00 mm
	SM8 (8)	2.80 mm × 2.95 mm
	VSSOP (8)	2.30 mm × 2.00 mm
LSF0108	VQFN (20)	4.50 mm × 2.50 mm
	TSSOP (20)	4.40 mm × 6.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

LSF0101
DRY Package
6-Pin SON
(Top View)

LSF0102
YZT Package
8-Pin DSBGA
(Bottom View)

DQE Package
8-Pin X2SON
(Top View)

LSF0108
RKS Package
20-Pin VQFN
(Top View)

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (October 2015) to Revision G   **Page**

- Added all available package dimensions in Device Information and changed the pin diagram description. 1

Changes from Revision E (July 2015) to Revision F   **Page**

- Changed Features from "Supports High Speed Translation, Greater Than 100 MHz" to "Supports Up to 100 MHz Up Translation and Greater Than 100 MHz Down Translation at ≤ 30pF Cap Load and Up To 40 MHz Up/Down Translation at 50 pF Cap Load." 1
- Updated all propagation delay tables changed from generic to specific LSF devices. 7

Changes from Revision D (October 2014) to Revision E   **Page**

- Deleted "Less Than 1.5 ns Max Propagation Delay" from Features. 1
- Updated ESD Ratings table. 5
- Increased MAX value for T_A, Operating free-air temperature, from 85°C to 125°C. 5

Changes from Revision C (May 2014) to Revision D   **Page**

- Changed bidirectional voltage level translation from 1.0 to 0.95 1
- Changed YZT package to fix view error. 1
- Changed YZT package to fix view error. 3
- Added pin numbers to *Pin Functions* table... 4

5   Pin Configuration and Functions

LSF0102 DCT or DCU Package
8-Pin SM8 or VSSOP
Top View

GND	1	8	EN
Vref_A	2	7	Vref_B
A1	3	6	B1
A2	4	5	B2

LSF0102 DQE Package
8-Pin X2SON
Top View

GND	1	8	EN
Vref_A	2	7	Vref_B
A1	3	6	B1
A2	4	5	B2

LSF0102 YZT Package
8-Pin DSBGA
Bottom View

A2	(D1) 4	5 (D2)	B2
A1	(C1) 3	6 (C2)	B1
Vref_A	(B1) 2	7 (B2)	Vref_B
GND	(A1) 1	8 (A2)	EN

LSF0101 DRY Package
6-Pin SON
Top View

GND	1	6	EN
Vref_A	2	5	Vref_B
A1	3	4	B1

LSF0108 PW Package
20-Pin TSSOP
Top View

```
        GND  1        20  EN
      Vref_A  2        19  Vref_B
         A1   3        18  B1
         A2   4        17  B2
         A3   5        16  B3
         A4   6        15  B4
         A5   7        14  B5
         A6   8        13  B6
         A7   9        12  B7
         A8  10        11  B8
```

LSF0108 RKS Package
20-Pin VQFN
Top View

```
            GND  EN
             1    20
  Vref_A  2            19  Vref_B
     A1   3            18  B1
     A2   4            17  B2
     A3   5            16  B3
     A4   6            15  B4
     A5   7            14  B5
     A6   8            13  B6
     A7   9            12  B7
            10    11
            A8   B8
```

Pin Functions

PIN				DESCRIPTION
NAME	DCT, DCU, DQE, YZT NO.	DRY NO.	PW or RKS NO.	
An	3, 4	3	3 to 10	Data port
Bn	6, 5	4	18 to 11	
EN	8	6	20	Switch enable input; connect to Vref_B and pull-up through a high resistor (200 kΩ).
GND	1	1	1	Ground
Vref_A	2	2	2	Reference supply voltage; see *Application and Implementation*.
Vref_B	7	5	19	Reference supply voltage; see *Application and Implementation*.

Product Folder Links: *LSF0101 LSF0102 LSF0108*

6 Specifications

6.1 Absolute Maximum Ratings[1]

over operating free-air temperature (unless otherwise noted)

			MIN	MAX	UNIT
V_I	Input voltage[2]		−0.5	7	V
$V_{I/O}$	Input/output voltage[2]		−0.5	7	V
	Continuous channel current			128	mA
I_{IK}	Input clamp current	$V_I < 0$		−50	mA
$R_{\theta JA}$	Package thermal impedance[3]	DCT package		220	°C/W
		DCU package		227	
T_{stg}	Storage temperature range		−65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.
(3) The package thermal impedance is calculated in accordance with JESD 51-7.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{I/O}$	Input/output voltage	0	5	V
$V_{ref\_A/B/EN}$	Reference voltage	0	5	V
I_{PASS}	Pass transistor current		64	mA
T_A	Operating free-air temperature	−40	125	°C

6.4 Thermal Information: LSF0101, LSF0108

THERMAL METRIC[1]		LSF0101	LSF0108	LSF0108	UNIT
		DRY (SON)	RKS (VQFN)	PW (TSSOP)	
		6 PINS	20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	407.0	49.3	106.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	285.2	45.9	41.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	271.6	20.6	57.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	113.5	2.5	4.2	°C/W
ψ_{JB}	Junction-to-board characterization parameter	271.0	20.6	47.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	3.4	n/a	°C/W

(1)   For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

6.5 Thermal Information: LSF0102

THERMAL METRIC[1]		LSF0102	LSF0102	LSF0102	LSF0102	UNIT
		DCU (US8)	DCT (SM8)	DQE (X2SON)	YZT (DSBGA)	
		8 PINS	8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	210.1	189.6	246.5	125.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	89.1	119.6	149.1	1.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	88.8	102.1	100.0	62.7	°C/W
ψ_{JT}	Junction-to-top characterization parameter	8.3	44.5	17.1	3.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	88.4	101.0	99.8	62.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	°C/W

(1)   For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

6.6 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			MIN	TYP[1]	MAX	UNIT
V_{IK}	$I_I = -18$ mA,	$V_{EN} = 0$				−1.2	V
I_{IH}	$V_I = 5$ V	$V_{EN} = 0$				5.0	µA
I_{CC}	$V_{ref\_B} = V_{EN} = 5.5$ V, $V_{ref\_A} = 4.5$ V or 1 V, $I_O = 0$, $V_I = V_{CC}$ or GND				1		µA
$C_{I(ref\_A/B/EN)}$	$V_I = 3$ V or 0				11		pF
$C_{io(off)}$	$V_O = 3$ V or 0,	$V_{EN} = 0$			4.0	6.0	pF
$C_{io(on)}$	$V_O = 3$ V or 0,	$V_{EN} = 3$ V			10.5	12.5	pF
r_{on}[2]	$V_I = 0$,	$I_O = 64$ mA	$V_{ref\_A} = 3.3$ V; $V_{ref\_B} = V_{EN} = 5$ V		8.0		Ω
			$V_{ref\_A} = 1.8$ V; $V_{ref\_B} = V_{EN} = 5$ V		9.0		
			$V_{ref\_A} = 1.0$ V; $V_{ref\_B} = V_{EN} = 5$ V		10		
	$V_I = 0$,	$I_O = 32$ mA	$V_{ref\_A} = 1.8$ V; $V_{ref\_B} = V_{EN} = 5$ V		10		Ω
			$V_{ref\_A} = 2.5$ V; $V_{ref\_B} = V_{EN} = 5$ V		15		
	$V_I = 1.8$ V,	$I_O = 15$ mA	$V_{ref\_A} = 3.3$ V; $V_{ref\_B} = V_{EN} = 5$ V		9.0		Ω
	$V_I = 1.0$ V,	$I_O = 10$ mA	$V_{ref\_A} = 1.8$ V; $V_{ref\_B} = V_{EN} = 3.3$ V		18		Ω
	$V_I = 0$ V,	$I_O = 10$ mA	$V_{ref\_A} = 1.0$ V; $V_{ref\_B} = V_{EN} = 3.3$ V		20		Ω
	$V_I = 0$ V,	$I_O = 10$ mA	$V_{ref\_A} = 1.0$ V; $V_{ref\_B} = V_{EN} = 1.8$ V		30		Ω

(1)   All typical values are at $T_A = 25$°C.
(2)   Measured by the voltage drop between the A and B pins at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) pins.

Product Folder Links: *LSF0101 LSF0102 LSF0108*

6.7 LSF0101/02 AC Performance (Translating Down) Switching Characteristics , V$_{GATE}$ = 3.3 V

over recommended operating free-air temperature range, V$_{GATE}$ = 3.3 V, V$_{IH}$ = 3.3 V, V$_{IL}$ = 0, and V$_M$ = 1.15 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C$_L$ = 50 pF		C$_L$ = 30 pF		C$_L$ = 15 pF		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
t$_{PLH}$	A or B	B or A	1.1		0.7		0.3		ns
t$_{PHL}$			1.2		0.8		0.4		

6.8 LSF0108 AC Performance (Translating Down) Switching Characteristics, V$_{GATE}$ = 3.3 V

over recommended operating free-air temperature range, V$_{GATE}$ = 3.3 V, V$_{IH}$ = 3.3 V, V$_{IL}$ = 0, and V$_M$ = 1.15 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C$_L$ = 50 pF		C$_L$ = 30 pF		C$_L$ = 15 pF		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
t$_{PLH}$	A or B	B or A	1.9		1.4		0.75		ns
t$_{PHL}$			2		1.5		0.85		

6.9 LSF0101/02 AC Performance (Translating Down) Switching Characteristics, V$_{GATE}$ = 2.5 V

over recommended operating free-air temperature range, V$_{GATE}$ = 2.5 V, V$_{IH}$ = 2.5 V, V$_{IL}$ = 0, and V$_M$ = 0.75 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C$_L$ = 50 pF		C$_L$ = 30 pF		C$_L$ = 15 pF		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
t$_{PLH}$	A or B	B or A	1.2		0.8		0.35		ns
t$_{PHL}$			1.3		1		0.5		

6.10 LSF0108 AC Performance (Translating Down) Switching Characteristics, V$_{GATE}$ = 2.5 V

over recommended operating free-air temperature range, V$_{GATE}$ = 2.5 V, V$_{IH}$ = 2.5 V, V$_{IL}$ = 0, and V$_M$ = 0.75 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C$_L$ = 50 pF		C$_L$ = 30 pF		C$_L$ = 15 pF		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
t$_{PLH}$	A or B	B or A	2		1.45		0.8		ns
t$_{PHL}$			2.1		1.55		0.9		

6.11 LSF0101/02 AC Performance (Translating Up) Switching Characteristics, V$_{GATE}$ = 3.3 V

over recommended operating free-air temperature range, V$_{GATE}$ = 3.3 V, V$_{IH}$ = 2.3 V, V$_{IL}$ = 0, V$_T$ = 3.3 V, V$_M$ = 1.15 V and R$_L$ = 300 (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C$_L$ = 50 pF		C$_L$ = 30 pF		C$_L$ = 15 pF		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
t$_{PLH}$	A or B	B or A	1		0.8		0.4		ns
t$_{PHL}$			1		0.9		0.4		

6.12 LSF0108 AC Performance (Translating Up) Switching Characteristics, V$_{GATE}$ = 3.3 V

over recommended operating free-air temperature range, V$_{GATE}$ = 3.3 V, V$_{IH}$ = 2.3 V, V$_{IL}$ = 0, V$_T$ = 3.3 V, V$_M$ = 1.15 V and R$_L$ = 300 (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C$_L$ = 50 pF		C$_L$ = 30 pF		C$_L$ = 15 pF		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
t$_{PLH}$	A or B	B or A	2.1		1.55		0.9		ns
t$_{PHL}$			2.2		1.65		1		

6.13 LSF0101/02 AC Performance (Translating Up) Switching Characteristics, V$_{GATE}$ = 2.5 V

over recommended operating free-air temperature range, V$_{GATE}$ = 2.5 V, V$_{IH}$ = 1.5 V, V$_{IL}$ = 0, V$_T$ = 2.5 V, V$_M$ = 0.75 V and R$_L$ = 300 (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C$_L$ = 50 pF		C$_L$ = 30 pF		C$_L$ = 15 pF		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
t$_{PLH}$	A or B	B or A	1.1		0.9		0.45		ns
t$_{PHL}$			1.3		1.1		0.6		

6.14 LSF0108 AC Performance (Translating Up) Switching Characteristics, V$_{GATE}$ = 2.5 V

over recommended operating free-air temperature range, V$_{GATE}$ = 2.5 V, V$_{IH}$ = 1.5 V, V$_{IL}$ = 0, V$_T$ = 2.5 V, V$_M$ = 0.75 V and R$_L$ = 300 (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C$_L$ = 50 pF		C$_L$ = 30 pF		C$_L$ = 15 pF		UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	
t$_{PLH}$	A or B	B or A	1.8		1.35		0.8		ns
t$_{PHL}$			1.9		1.45		0.9		

6.15 Typical Characteristics

Figure 1. Signal Integrity (1.8 to 3.3 V Translation Up at 50 MHz)

Product Folder Links: *LSF0101 LSF0102 LSF0108*

7 Parameter Measurement Information

USAGE	SWITCH
Translating up	S1
Translating down	S2

LOAD CIRCUIT

TRANSLATING UP

TRANSLATING DOWN

NOTES: A. C_L includes probe and jig capacitance.
   B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2 ns, t_f ≤ 2 ns.
   C. The outputs are measured one at a time, with one transition per measurement.

Figure 2. Load Circuit for Outputs

Submit Documentation Feedback

Product Folder Links: *LSF0101 LSF0102 LSF0108*

8 Detailed Description

8.1 Overview

The LSF family can be used in level translation applications for interfacing devices or systems operating at different interface voltages with one another. The LSF family is ideal for use in applications where an open-drain driver is connected to the data I/Os. With appropriate pull-up resistors and layout, LSF can achieve 100 MHz. The LSF family can also be used in applications where a push-pull driver is connected to the data I/Os.

8.2 Functional Block Diagrams

Figure 3. LSF0101 Functional Block Diagram

Figure 4. LSF0102 Functional Block Diagram

Product Folder Links: *LSF0101 LSF0102 LSF0108*

Functional Block Diagrams (continued)

Figure 5. LSF0108 Functional Block Diagram

8.3 Feature Description

The LSF family are bidirectional voltage level translators operational from 0.95 to 4.5 V (Vref_A) and 1.8 to 5.5 V (Vref_B). This allows bidirectional voltage translations between 1 V and 5 V without the need for a direction pin in open-drain or push-pull applications. LSF family supports level translation applications with transmission speeds greater than 100 Mbps for open-drain systems using a 30-pF capacitance and 250-Ω pullup resistor.

When the An or Bn port is LOW, the switch is in the ON-state and a low resistance connection exists between the An and Bn ports. The low R_{on} of the switch allows connections to be made with minimal propagation delay and signal distortion. Assuming the higher voltage is on the Bn port when the Bn port is HIGH, the voltage on the An port is limited to the voltage set by Vref_A. When the An port is HIGH, the Bn port is pulled to the drain pull-up supply voltage ($V_{pu\#}$) by the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control.

The supply voltage (Vpu#) for each channel can be individually set up with a pull-up resistor. For example, CH1 can be used in up-translation mode (1.2 V ↔ 3.3 V) and CH2 in down-translation mode (2.5 V ↔ 1.8 V).

When EN is HIGH, the translator switch is on, and the An I/O is connected to the Bn I/O, respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. The EN input circuit is designed to be supplied by Vref_B. To ensure the high-impedance state during power-up or power-down, EN must be LOW.

8.4 Device Functional Modes

Table 1 expresses the functional modes of the LSF devices.

Table 1. Function Table

INPUT EN[1] PIN	FUNCTION
H	An = Bn
L	H-Z

(1)   EN is controlled by V_{ref_B} logic levels and should be at least 1 V
      higher than V_{ref_A} for best translator.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LSF devices are able to perform voltage translation for open-drain or push-pull interface. Table 2 provides some consumer/telecom interfaces as reference in regards to the different channel numbers that are supported by the LSF family.

Table 2. Voltage Translator for Consumer/Telecom Interface

Part Name	Channel Number	Interface
LSF0101	1	GPIO
LSF0102	2	GPIO, MDIO, SMBus, PMBus, I²C
LSF0108	8	GPIO, MDIO, SDIO, SVID, UART, SMBus, PMBus, I²C, SPI

9.2 Typical Application

9.2.1 I²C PMBus, SMBus, GPIO

Figure 6. Bidirectional Translation to Multiple Voltage Levels

9.2.1.1 Design Requirements

9.2.1.1.1 Enable, Disable, and Reference Voltage Guidelines

The LSF family has an EN input that is used to disable the device by setting EN LOW, which places all I/Os in the high-impedance state. Since LSF family is switch-type voltage translator, the power consumption is very low. It is recommended to always enable LSF family for bidirectional application (I²C, SMBus, PMBus, or MDIO).

Typical Application (continued)

Table 3. Application Operating Condition

PARAMETER		MIN	TYP	MAX	UNIT
Vref_A[1]	reference voltage (A)	0.95		4.5	V
Vref_B	reference voltage (B)	Vref_A + 0.8		5.5	V
$V_{I(EN)}$	input voltage on EN pin	Vref_A + 0.8		5.5	V
Vpu	pull-up supply voltage	0		Vref_B	V

(1)   Vref_A have to be the lowest voltage level across all of inputs and outputs.

The 200 kΩ, pull-up resistor is required to allow Vref_B to regulate the EN input. A filter capacitor on Vref_B is recommended. Also Vref_B and $V_{I(EN)}$ are recommended to be at 1.0 V higher than Vref_A for best signal integrity.

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to Vref_B and both pins pulled to HIGH side Vpu through a pull-up resistor (typically 200 kΩ). This allows Vref_B to regulate the EN input. A filter capacitor on Vref_B is recommended. The master output driver can be push-pull or open-drain (pull-up resistors may be required) and the slave device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to Vpu).

If either output is push-pull, data must be unidirectional or the outputs must be tri-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open-drain, no direction control is needed.

In Figure 6, the reference supply voltage (Vref_A) is connected to the processor core power supply voltage. When Vref_B is connected through a 200 kΩ resistor to a 3.3 V Vpu power supply, and Vref_A is set 1.0 V. The output of A3 and B4 has a maximum output voltage equal to Vref_A, and the bidirectional interface (Ch1/2, MDIO) has a maximum output voltage equal to Vpu.

9.2.1.2.2 Pull-up Resistor Sizing

The pull-up resistor value needs to limit the current through the pass transistor when it is in the ON state to about 15 mA. This ensures a pass voltage of 260 mV to 350 mV. If the current through the pass transistor is higher than 15 mA, the pass voltage also is higher in the ON state. To set the current through each pass transistor at 15 mA, to calculate the pull-up resistor value use the following equation:

$$Rpu = (Vpu - 0.35 \text{ V}) / 0.015 \text{ A} \tag{1}$$

Table 4 summarizes resistor values, reference voltages, and currents at 15 mA, 10 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the pass voltage of the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the LSF family device at 0.175 V, although the 15 mA applies only to current flowing through the LSF family device.

Table 4. Pull-up Resistor Values[1][2]

V_{DPU}	15 mA		10 mA		3 mA	
	NOMINAL (Ω)	+10%[3] (Ω)	NOMINAL (Ω)	+10%[3] (Ω)	NOMINAL (Ω)	+10%[3] (Ω)
5 V	310	341	465	512	1550	1705
3.3 V	197	217	295	325	983	1082
2.5 V	143	158	215	237	717	788
1.8 V	97	106	145	160	483	532
1.5 V	77	85	115	127	383	422
1.2 V	57	63	85	94	283	312

(1)   Calculated for V_{OL} = 0.35 V
(2)   Assumes output driver V_{OL} = 0.175 V at stated current
(3)   +10% to compensate for V_{DD} range and resistor tolerance

9.2.1.2.3 LSF Family Bandwidth

The maximum frequency of the LSF family is dependent on the application. The device can operate at speeds of >100 MHz gave the correct conditions. The maximum frequency is dependent upon the loading of the application. The LSF family behaves like a standard switch where the bandwidth of the device is dictated by the on resistance and on capacitance of the device.

Figure 7 shows a bandwidth measurement of the LSF family using a two-port network analyzer.

Figure 7. 3-dB Bandwidth

The 3-dB point of the LSF family is ≈ 600 MHz; however, this measurement is an analog type of measurement. For digital applications the signal should not degrade up to the fifth harmonic of the digital signal. The frequency bandwidth should be at least five times the maximum digital clock rate. This component of the signal is very important in determining the overall shape of the digital signal. In the case of the LSF family, a digital clock frequency of greater than 100 MHz can be achieved.

The LSF family does not provide any drive capability. Therefore higher frequency applications will require higher drive strength from the host side. No pull-up resistor is needed on the host side (3.3 V) if the LSF family is being driven by standard CMOS totem pole output driver. Ideally, it is best to minimize the trace length from the LSF family on the sink side (1.8 V) to minimize signal degradation.

All fast edges have an infinite spectrum of frequency components; however, there is an inflection (or knee) in the frequency spectrum of fast edges where frequency components higher than f_{knee} are insignificant in determining the shape of the signal.

To calculate the maximum practical frequency component, or the knee frequency (f_{knee}), use the following equations:

$$f_{knee} = 0.5 \text{ / RT (10 – 80\%)} \tag{2}$$
$$f_{knee} = 0.4 \text{ / RT (20 – 80\%)} \tag{3}$$

For signals with rise time characteristics based on 10% to 90% thresholds, f_{knee} is equal to 0.5 divided by the rise time of the signal. For signals with rise time characteristics based on 20% to 80% thresholds, which is very common in many of today's device specifications, f_{knee} is equal to 0.4 divided by the rise time of the signal.

Some guidelines to follow that will help maximize the performance of the device:
- Keep trace length to a minimum by placing the LSF family close to the I2C output of the processor.
- The trace length should be less than half the time of flight to reduce ringing and line reflections or non-monotonic behavior in the switching region.
- To reduce overshoots, a pull-up resistor can be added on the 1.8 V side; be aware that a slower fall time is to be expected.

9.2.1.3 Application Curve

**Figure 8. Captured Waveform From Above I^{2}C Set-Up (1.8 V to 3.3 V at 2.5 MHz)**

9.2.2 MDIO

Figure 9. Typical Application Circuit (MDIO/Bidirectional Interface)

9.2.2.1 Design Requirements

Refer to *Design Requirements*.

9.2.2.2 Detailed Design Procedure

Refer to *Detailed Design Procedure*.

9.2.2.3 Application Curve

Figure 10. Captured Waveform From Above MDIO Setup

9.2.3 Multiple Voltage Translation in Single Device

9.2.3.1 Design Requirements

Refer to *Design Requirements*.

9.2.3.2 Detailed Design Procedure

Refer to *Detailed Design Procedure*.

9.2.3.3 Application Curve

Figure 11. Translation Down (3.3 to 1.8 V) at 150 MHz

Product Folder Links: *LSF0101 LSF0102 LSF0108*

10 Power Supply Recommendations

There are no power sequence requirements for the LSF family. For enable and reference voltage guidelines, please refer to the *Enable, Disable, and Reference Voltage Guidelines*.

11 Layout

11.1 Layout Guidelines

Because the LSF family is a switch-type level translator, the signal integrity is highly related with a pull-up resistor and PCB capacitance condition.

- Short signal trace as possible to reduce capacitance and minimize stub from pull-up resistor.
- Place LSF close to high voltage side.
- Select the appropriate pull-up resistor that applies to translation levels and driving capability of transmitter.

11.2 Layout Example


Figure 12. Short Trace Layout

Figure 13. Device Placement

Product Folder Links: *LSF0101 LSF0102 LSF0108*

Layout Example (continued)

Figure 14. Waveform From TP1 (Pull-up Resistor: 160-Ω and 50-pF Capacitance 3.3 V to 1.8 V at 100 MHz)

Figure 15. Waveform From TP2 (Pull-up Resistor: 160-Ω and 50-pF Capacitance 1.8 V to 3.3 V at 100 MHz)

Product Folder Links: *LSF0101 LSF0102 LSF0108*

12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 5. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LSF0101	Click here	Click here	Click here	Click here	Click here
LSF0102	Click here	Click here	Click here	Click here	Click here
LSF0108	Click here	Click here	Click here	Click here	Click here

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LSF0101DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD	Samples
LSF0102DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	NG2 Y	Samples
LSF0102DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU | CU SN	Level-1-260C-UNLIM	-40 to 125	(G2 ~ NG2P ~ NG2S) NY	Samples
LSF0102DQER	ACTIVE	X2SON	DQE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	RV	Samples
LSF0102YZTR	ACTIVE	DSBGA	YZT	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	RV	Samples
LSF0108PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LSF0108	Samples
LSF0108RKSR	ACTIVE	VQFN	RKS	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LSF0108	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LSF0108 :

• Automotive: LSF0108-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

![Texas Instruments logo]

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LSF0101DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
LSF0102DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
LSF0102DCUR	VSSOP	DCU	8	3000	180.0	9.0	2.05	3.3	1.0	4.0	8.0	Q3
LSF0102DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
LSF0102DQER	X2SON	DQE	8	5000	180.0	9.5	1.15	1.6	0.5	4.0	8.0	Q1
LSF0102YZTR	DSBGA	YZT	8	3000	180.0	8.4	1.02	2.02	0.75	4.0	8.0	Q1
LSF0108PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
LSF0108RKSR	VQFN	RKS	20	3000	177.8	12.4	2.73	4.85	1.03	4.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LSF0101DRYR	SON	DRY	6	5000	184.0	184.0	19.0
LSF0102DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
LSF0102DCUR	VSSOP	DCU	8	3000	182.0	182.0	20.0
LSF0102DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
LSF0102DQER	X2SON	DQE	8	5000	184.0	184.0	19.0
LSF0102YZTR	DSBGA	YZT	8	3000	182.0	182.0	20.0
LSF0108PWR	TSSOP	PW	20	2000	364.0	364.0	27.0
LSF0108RKSR	VQFN	RKS	20	3000	202.0	201.0	28.0

DRY (R−PUSON−N6)   PLASTIC SMALL OUTLINE NO−LEAD

1,50
1,40
A

B

6   5   4

1,05
0,95

Pin 1 Index Area

1   2   3

0,60
0,51

// 0,05 C

0,15 Nominal
Lead Frame D

Seating Plane

0,05 C

C

0,05
0,00
Seating Height

1,00

0,50

1   2   3

6X 0,10
0,00

Pin 1 Identifier
Pin shape will be
modified per device.

5X 0,45
0,25

5X 0,35
0,25

6   5   4

6X 0,25
0,15

⊕ 0,10 Ⓜ C A B
0,05 Ⓜ C

Bottom View

4207181/F   12/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
        B. This drawing is subject to change without notice.
        C. SON (Small Outline No−Lead) package configuration.
        D. The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
        E. This package complies to JEDEC MO−287 variation UFAD.
        F. See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.

TEXAS
INSTRUMENTS
www.ti.com

DRY (R−PUSON−N6)   PLASTIC SMALL OUTLINE NO−LEAD

Example Board Layout

1

0,5

1,26

0,25

0,52

0,3

0,49

0,26

Example Stencil Design
(Note E, F, G)

1

0,5

1,26

0,25

0,49

0,26

0,3

0,05

0,1

0,05

0,05

0,05

Example Solder Mask Clearance
(Note D)

Example Pad Geometry
(Note C)

4208310/E   02/13

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Publication IPC−7351 is recommended for alternate designs.
         D.   Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
         E.   Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
         F.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
              contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
         G.   Side aperture dimensions over−print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions
              if stencil manufacturing process allows for sufficient release at smaller opening.

**TEXAS
INSTRUMENTS**
www.ti.com

PW (R−PDSO−G20)   PLASTIC SMALL OUTLINE

4040064−5/G 02/11

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B.   This drawing is subject to change without notice.
         C.   Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
              not exceed 0,15 each side.
         D.   Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
         E.   Falls within JEDEC MO−153

TEXAS
INSTRUMENTS
www.ti.com

PW (R−PDSO−G20)   PLASTIC SMALL OUTLINE

Example Board Layout

Based on a stencil thickness
of .127mm (.005inch).

18x0,65

20x0,25

└1,55

5,6

5,6

18x0,65

Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note E)

0,3

1,6

Pad Geometry

0,07
All Around

4211284−5/G 08/15

NOTES: A. All linear dimensions are in millimeters.
          B. This drawing is subject to change without notice.
          C. Publication IPC−7351 is recommended for alternate design.
          D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
              contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
          E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

DQE (R−PX2SON−N8)   PLASTIC SMALL OUTLINE NO−LEAD

Pin 1 Index Area

0,13 Nominal
Lead Frame

Seating Plane

0,05
0,00
Seating Height

1,05

0,35

7X 0,35
0,25

Pin 1 Identifier

8X 0,20
0,15

| ⊕ | 0,07 Ⓜ | C | A | B |
| | 0,05 Ⓜ | C | | |

Bottom View

4209779/B 10/2008

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
        B. This drawing is subject to change without notice.
        C. SON (Small Outline No−Lead) package configuration.
        D. This package complies to JEDEC MO−287 variation X2EAF.

TEXAS
INSTRUMENTS
www.ti.com

DQE (R−PX2SON−N8)   PLASTIC SMALL OUTLINE NO−LEAD

Example Board Layout

Example Stencil Design
(Note E)

0,20 8x

0,35 6x

0,53 8x

0,14 1,20

0,70

0,165 8x

0,35 6x

0,53 8x

0,14 1,20

0,70

Example Solder Mask Clearance
(Note D)

0,20

0,53

0,05
All Around

Example Pad Geometry
(Note C)

4211032/C 10/12

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Publication IPC−7351 is recommended for alternate designs.
         D.   Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
              If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
         E.   Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
         F.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
              contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
         G.   Over−printing land for acceptable area ratio is not viable due to land width and bridging potential. Customer may further
              reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
         H.   Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
         I.   Component placement force should be minimized to prevent excessive paste block deformation.

TEXAS INSTRUMENTS
www.ti.com

DCT (R-PDSO-G8)   **PLASTIC SMALL-OUTLINE PACKAGE**

0,65

0,30 / 0,15   ⊕   0,13 Ⓜ

8   5

2,90 / 2,70   4,25 / 3,75

PIN 1
INDEX AREA

1   4

3,15 / 2,75

1,30 MAX

0,10 / 0,00

0,15 NOM

Gage Plane

0,25

0° – 8°

0,60 / 0,20

Seating Plane

△ 0,10

4188781/C 09/02

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion
D. Falls within JEDEC MO-187 variation DA.

DCT (R−PDSO−G8)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C,E)

Example Stencil Design
(Note D)

6x0,65

8x0,25

6x0,65

8x1,55

3,40

3,40

Non Solder Mask Defined Pad

Example
Pad Geometry
(Note C)

0,30

1,60

0,07
All Around

Example
Non−solder Mask Opening
(Note E)

4212201/A   10/11

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC−7351 is recommended for alternate designs.
        D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers
            should contact their board assembly site for stencil design recommendations. Refer to IPC−7525.
        E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

DCU (R−PDSO−G8)   PLASTIC SMALL−OUTLINE PACKAGE (DIE DOWN)

0,50

0,25
0,17

⊕ 0,08 Ⓜ

8

5

2,40
2,20

3,20
3,00

PIN 1
INDEX AREA

1

4

2,10
1,90

0,13 NOM

Gage Plane

0°−6°

0,12

0,35
0,20

0,90
0,60

0,10
0,00

Seating Plane

⌒ 0,10

4200503/F 07/05

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
         D.   Falls within JEDEC MO−187 variation CA.

DCU (S—PDSO—G8)   PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)

Example Board Layout
(Note C,E)

6x 0,5

3,1

Example Stencil Design
(Note D)

8x 0,25

6x 0,5

8x 0,75

3,1

0,3

Example
Solder Mask Opening

0,8

Pad Geometry

0,05

All Around

4210064/C 04/12

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC—7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
contact their board assembly site for stencil design recommendations. Refer to IPC—7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

RKS (R−PVQFN−N20)   PLASTIC QUAD FLATPACK NO−LEAD

4211377/B   01/12

Bottom View

NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No−Lead) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

RKS (R−PVQFN−N20)   PLASTIC QUAD FLATPACK NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Bottom View

Exposed Thermal Pad Dimensions

4211394/B   01/12

NOTE: All linear dimensions are in millimeters

YZT (R−XBGA−N8)   DIE−SIZE BALL GRID ARRAY

Ball A1 Index Area

Bottom View

0,50

0,25

0,25

1,50

0,50

8X Ø 0,25 / 0,21

⊕ | Ø 0,05 Ⓜ | C | A | B
   | Ø 0,05 Ⓜ | C

0,625 Max

0,05 | C

Seating Plane

0,19 / 0,15

C

D: Max = 1.918 mm, Min =1.858 mm

E: Max = 0.918 mm, Min =0.858 mm

4205418−5/H   05/13

NOTES: A.   All linear dimensions are in millimeters.   Dimensioning and tolerancing per ASME Y14.5M−1994.
         B.   This drawing is subject to change without notice.
         C.   NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.

TEXAS INSTRUMENTS
www.ti.com