# MSP430C11x1, MSP430F11x1A MIXED SIGNAL MICROCONTROLLER

SLAS241I - SEPTEMBER 1999 - REVISED DECEMBER 2008

- Low Supply Voltage Range 1.8 V to 3.6 V
- Ultralow Power Consumption
  - Active Mode: 160 μA at 1 MHz, 2.2 V
  - Standby Mode: 0.7 μA
  - Off Mode (RAM Retention): 0.1 μA
- Wake-Up From Standby Mode in Less Than 6 μs
- 16-Bit RISC Architecture, 125 ns Instruction Cycle Time
- Basic Clock Module Configurations:
  - Various Internal Resistors
  - Single External Resistor
  - 32-kHz Crystal
  - High-Frequency Crystal
  - Resonator
  - External Clock Source
- 16-Bit Timer\_A With Three Capture/Compare Registers
- On-Chip Comparator for Analog Signal Compare Function or Slope Analog-to-Digital (A/D) Conversion

- Serial Onboard Programming, No External Programming Voltage Needed, Programmable Code Protection by Security Fuse
- Family Members Include

MSP430C1101: 1KB ROM, 128B RAM MSP430C1111: 2KB ROM, 128B RAM MSP430C1121: 4KB ROM, 256B RAM

MSP430F1101A: 1KB + 128B Flash Memory

**128B RAM** 

MSP430F1111A: 2KB + 256B Flash Memory

**128B RAM** 

MSP430F1121A: 4KB + 256B Flash Memory

**256B RAM** 

- Available in a 20-Pin Plastic Small-Outline Wide Body (SOWB) Package, 20-Pin Plastic Small-Outline Thin Package, 20-Pin TVSOP (F11x1A only), and 24-Pin QFN
- For Complete Module Descriptions, Refer to the MSP430x1xx Family User's Guide, Literature Number SLAU049

#### description

The Texas Instruments MSP430 family of ultralow-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6  $\mu$ s.

The MSP430x11x1(A) series is an ultralow-power mixed signal microcontroller with a built-in 16-bit timer, versatile analog comparator and fourteen I/O pins.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system. Stand alone radio frequency (RF) sensor front end is another area of application. The I/O port inputs provide single slope A/D conversion capability on resistive sensors.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. These devices have limited built-in ESD protection.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




# MSP430C11x1, MSP430F11x1A MIXED SIGNAL MICROCONTROLLER

SLAS241I - SEPTEMBER 1999 - REVISED DECEMBER 2008

#### **AVAILABLE OPTIONS**


	PACKAGED DEVICES						
T <sub>A</sub>	PLASTIC 20-PIN SOWB (DW)	PLASTIC 20-PIN TSSOP (PW)	PLASTIC 20-PIN TVSOP (DGV)	PLASTIC 24-PIN QFN (RGE)			
-40°C to 85°C	MSP430C1101IDW MSP430C1111IDW MSP430C1121IDW MSP430F1101AIDW MSP430F1111AIDW MSP430F1121AIDW	MSP430C1101IPW MSP430C1111IPW MSP430C1121IPW MSP430F1101AIPW MSP430F1111AIPW MSP430F1121AIPW	MSP430F1101AIDGV MSP430F1111AIDGV MSP430F1121AIDGV	MSP430C1101IRGE MSP430C1111IRGE MSP430C1121IRGE MSP430F1101AIRGE MSP430F1111AIRGE MSP430F1121AIRGE			





Note: NC pins not internally connected Power Pad connection to  $V_{SS}$  recommended

#### functional block diagram



#### **Terminal Functions**

	TERMINAL			
	N	10.		DECORIDEION
NAME	DW, PW, OR DGV	RGE	I/O	DESCRIPTION
P1.0/TACLK	13	13	I/O	General-purpose digital I/O pin/Timer_A, clock signal TACLK input
P1.1/TA0	14	14	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI0A input, compare: Out0 output/BSL transmit
P1.2/TA1	15	15	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI1A input, compare: Out1 output
P1.3/TA2	16	16	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI2A input, compare: Out2 output
P1.4/SMCLK/TCK	17	17	I/O	General-purpose digital I/O pin/SMCLK signal output/test clock, input terminal for device programming and test
P1.5/TA0/TMS	18	18	I/O	General-purpose digital I/O pin/Timer_A, compare: Out0 output/test mode select, input terminal for device programming and test
P1.6/TA1/TDI/TCLK	19	20	I/O	General-purpose digital I/O pin/Timer_A, compare: Out1 output/test data input or test clock input
P1.7/TA2/TDO/TDI <sup>†</sup>	20	21	I/O	General-purpose digital I/O pin/Timer_A, compare: Out2 output/test data output terminal or data input during programming
P2.0/ACLK	8	6	I/O	General-purpose digital I/O pin/ACLK output
P2.1/INCLK	9	7	I/O	General-purpose digital I/O pin/Timer_A, clock signal at INCLK
P2.2/CAOUT/TA0	10	8	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI0B input/ comparator_A, output/BSL receive
P2.3/CA0/TA1	11	10	I/O	General-purpose digital I/O pin/Timer_A, compare: Out1 output/ comparator_A, input
P2.4/CA1/TA2	12	11	I/O	General-purpose digital I/O pin/Timer_A, compare: Out2 output/ comparator_A, input
P2.5/R <sub>OSC</sub>	3	24	I/O	General-purpose digital I/O pin/input for external resistor that defines the DCO nominal frequency
RST/NMI	7	5	I	Reset or nonmaskable interrupt input
TEST	1	22	I	Selects test mode for JTAG pins on Port1. The device protection fuse is connected to TEST.
V <sub>CC</sub>	2	23		Supply voltage
V <sub>SS</sub>	4	2		Ground reference
XIN	6	4	I	Input terminal of crystal oscillator
XOUT	5	3	0	Output terminal of crystal oscillator
QFN Pad	NA	Package Pad	NA	QFN package pad connection to V <sub>SS</sub> recommended.

<sup>†</sup> TDO or TDI is selected via JTAG instruction.



#### short-form description

#### **CPU**

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

#### instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; Table 2 shows the address modes.



**Table 1. Instruction Word Formats** 

Dual operands, source-destination	e.g., ADD R4,R5	R4 + R5> R5
Single operands, destination only	e.g., CALL R8	PC>(TOS), R8> PC
Relative jump, un/conditional	e.g., JNE	Jump-on-equal bit = 0

**Table 2. Address Mode Descriptions** 

ADDRESS MODE	s	D	SYNTAX	EXAMPLE	OPERATION
Register	•	•	MOV Rs,Rd	MOV R10,R11	R10> R11
Indexed	•	•	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)> M(6+R6)
Symbolic (PC relative)	•	•	MOV EDE,TONI		M(EDE)> M(TONI)
Absolute	•	•	MOV &MEM,&TCDAT		M(MEM)> M(TCDAT)
Indirect	•		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)
Indirect autoincrement	•		MOV @Rn+,Rm	MOV @R10+,R11	M(R10)> R11 R10 + 2> R10
Immediate	•		MOV #X,TONI	MOV #45,TONI	#45> M(TONI)

NOTE: S = source D = destination



## MSP430C11x1, MSP430F11x1A MIXED SIGNAL MICROCONTROLLER

SLAS241I - SEPTEMBER 1999 - REVISED DECEMBER 2008

#### operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
  - All clocks are active.
- Low-power mode 0 (LPM0)
  - CPU is disabled.
  - ACLK and SMCLK remain active. MCLK is disabled.
- Low-power mode 1 (LPM1)
  - CPU is disabled.
  - ACLK and SMCLK remain active. MCLK is disabled.
  - DCO's dc generator is disabled if DCO not used in active mode.
- Low-power mode 2 (LPM2)
  - CPU is disabled.
  - MCLK and SMCLK are disabled.
  - DCO's dc generator remains enabled.
  - ACLK remains active.
- Low-power mode 3 (LPM3)
  - CPU is disabled.
  - MCLK and SMCLK are disabled.
  - DCO's dc generator is disabled.
  - ACLK remains active.
- Low-power mode 4 (LPM4)
  - CPU is disabled.
  - ACLK is disabled.
  - MCLK and SMCLK are disabled.
  - DCO's dc generator is disabled.
  - Crystal oscillator is stopped.



#### interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range of 0FFFh to 0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External reset Watchdog Flash Memory	WDTIFG KEYV (see Note 1)	Reset	0FFFEh	15, highest
NMI Oscillator fault Flash memory access violation	NMIIFG OFIFG ACCVIFG (see Notes 1 and 4)	(non)-maskable, (non)-maskable, (non)-maskable	0FFFCh	14
			0FFFAh	13
			0FFF8h	12
Comparator_A	CAIFG	maskable	0FFF6h	11
Watchdog Timer	WDTIFG	maskable	0FFF4h	10
Timer_A3	TACCR0 CCIFG (see Note 2)	maskable	0FFF2h	9
Timer_A3	TACCR1 CCIFG. TACCR2 CCIFG TAIFG (see Notes 1 and 2)	maskable	0FFF0h	8
			0FFEEh	7
			0FFECh	6
			0FFEAh	5
			0FFE8h	4
I/O Port P2 (eight flags; see Note 3)	P2IFG.0 to P2IFG.7 (see Notes 1 and 2)	maskable	0FFE6h	3
I/O Port P1 (eight flags)	P1IFG.0 to P1IFG.7 (see Notes 1 and 2)	maskable	0FFE4h	2
			0FFE2h	1
			0FFE0h	0, lowest

NOTES: 1. Multiple source flags

- 2. Interrupt flags are located in the module
- 3. There are eight Port P2 interrupt flags, but only six Port P2 I/O pins (P2.0-5) implemented on the 'C11x1 and 'F11x1A devices.
- 4. (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot. Nonmaskable: neither the individual nor the general interrupt-enable bit will disable an interrupt event.

## MSP430C11x1, MSP430F11x1A MIXED SIGNAL MICROCONTROLLER

SLAS241I - SEPTEMBER 1999 - REVISED DECEMBER 2008

#### special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

#### interrupt enable 1 and 2

Address	7	6	5	4	3	2	1	0
0h			ACCVIE	NMIIE			OFIE	WDTIE
			rw-0	rw-0			rw-0	rw-0

WDTIE: Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer

is configured in interval timer mode.

OFIE: Oscillator fault enable

NMIIE: (Non)maskable interrupt enable

ACCVIE: Flash access violation interrupt enable

Address	7	6	5	4	3	2	1	0
01h								

#### interrupt flag register 1 and 2

Address	7	6	5	4	3	2	. 1	0
02h				NMIIFG			OFIFG	WDTIFG
				rw-0			rw-1	rw-(0)

WDTIFG: Set on watchdog timer overflow (in watchdog mode) or security key violation.

Reset on V<sub>CC</sub> power up or a reset condition at RST/NMI pin in reset mode.

OFIFG: Flag set on oscillator fault NMIIFG: Set via RST/NMI pin

Address	7	6	5	4	3	2	1	0
03h								

**Legend rw:** Bit can be read and written.

rw-0,1: Bit can be read and written. It is Reset or Set by PUC.rw-(0,1): Bit can be read and written. It is Reset or Set by POR.

SFR bit is not present in device



#### memory organization

		MSP430C1101	MSP430C1111	MSP430C1121
Memory Main: interrupt vector Main: code memory	Size ROM ROM	1KB ROM 0FFFFh-0FFE0h 0FFFFh-0FC00h	2KB ROM 0FFFFh_0FFE0h 0FFFFh_0F800h	4KB ROM 0FFFFh-0FFE0h 0FFFFh-0F000h
Information memory	Size Flash	Not applicable	Not applicable Not applicable	
Boot memory	Size ROM	Not applicable	Not applicable	Not applicable
RAM	Size	128 Byte 027Fh – 0200h	128 Byte 027Fh – 0200h	256 Byte 02FFh – 0200h
Peripherals	16-bit 8-bit 8-bit SFR	01FFh – 0100h 0FFh – 010h 0Fh – 00h	01FFh – 0100h 0FFh – 010h 0Fh – 00h	01FFh – 0100h 0FFh – 010h 0Fh – 00h

		MSP430F1101A	MSP430F1111A	MSP430F1121A
Memory	Size	1KB Flash	2KB Flash	4KB Flash
Main: interrupt vector	Flash	0FFFFh-0FFE0h	0FFFFh-0FFE0h	0FFFFh-0FFE0h
Main: code memory	Flash	0FFFFh-0FC00h	0FFFFh-0F800h	0FFFFh-0F000h
Information memory	Size	128 Byte	256 Byte	256 Byte
	Flash	010FFh – 01080h	010FFh – 01000h	010FFh – 01000h
Boot memory	Size	1KB	1KB	1KB
	ROM	0FFFh – 0C00h	0FFFh – 0C00h	0FFFh – 0C00h
RAM	Size	128 Byte 027Fh – 0200h	128 Byte 027Fh – 0200h	256 Byte 02FFh – 0200h
Peripherals	16-bit	01FFh – 0100h	01FFh – 0100h	01FFh – 0100h
	8-bit	0FFh – 010h	0FFh – 010h	0FFh – 010h
	8-bit SFR	0Fh – 00h	0Fh – 00h	0Fh – 00h

#### bootstrap loader (BSL)

The MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the Application report *Features of the MSP430 Bootstrap Loader*, Literature Number SLAA089.


BSL FUNCTION	DW, PW, AND DGV PACKAGE PINS	RGE PACKAGE PINS
Data Transmit	14 - P1.1	14 - P1.1
Data Receive	10 - P2.2	8 - P2.2

SLAS241I - SEPTEMBER 1999 - REVISED DECEMBER 2008

#### flash memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0 to n.
   Segments A and B are also called information memory.
- New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.



NOTE: All segments not implemented on all devices.

#### peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the *MSP430x1xx Family User's Guide*, literature number SLAU049.

#### oscillator and system clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO), and a high-frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6  $\mu$ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high-frequency crystal
- Main clock (MCLK), the system clock used by the CPU
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules

#### digital I/O

There are two 8-bit I/O ports implemented—ports P1 and P2 (only six P2 I/O signals are available on external pins):

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and six bits of port P2.
- Read/write access to port-control registers is supported by all instructions.

#### NOTE:

Only six bits of port P2 (P2.0 to P2.5) are available on external pins, but all control and data bits for port P2 are implemented.

#### watchdog timer (WDT)

The primary function of the WDT module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

#### Comparator\_A

The primary function of the Comparator\_A module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

# MSP430C11x1, MSP430F11x1A MIXED SIGNAL MICROCONTROLLER

SLAS241I - SEPTEMBER 1999 - REVISED DECEMBER 2008

#### Timer\_A3

Timer\_A3 is a 16-bit timer/counter with three capture/compare registers. Timer\_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer\_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

			TIMER_A3 SIGN	IAL CONNECTIO	NS		
INPUT PIN N	IUMBER	DEVICE INPUT	MODULE	MODULE	MODULE	OUTPUT PI	N NUMBER
DW, PW, DGV	RGE	SIGNAL	INPUT NAME	BLOCK	OUTPUT SIGNAL	DW, PW, DGV	RGE
13 - P1.0	13 - P1.0	TACLK	TACLK				
		ACLK	ACLK	<del>-</del> -			
		SMCLK	SMCLK	Timer	NA		
9 - P2.1	7 - P2.1	INCLK	INCLK				
14 - P1.1	14 - P1.1	TA0	CCI0A			14 - P1.1	14 - P1.1
10 - P2.2	8 - P2.2	TA0	CCI0B	0000	T40	18 - P1.5	18 - P1.5
		V <sub>SS</sub>	GND	CCR0	TA0		
		V <sub>CC</sub>	V <sub>CC</sub>				
15 - P1.2	15 - P1.2	TA1	CCI1A			11 - P2.3	10 - P2.3
		CAOUT (internal)	CCI1B	CCR1	TA1	15 - P1.2	15 - P1.2
		V <sub>SS</sub>	GND			19 - P1.6	20 - P1.6
		V <sub>CC</sub>	V <sub>CC</sub>				
16 - P1.3	16 - P1.3	TA2	CCI2A			12 - P2.4	11 - P2.4
		ACLK (internal)	CCI2B		<b>T</b> 4.0	16 - P1.3	16 - P1.3
		V <sub>SS</sub>	GND	CCR2	TA2	20 - P1.7	21 - P1.7
		V <sub>CC</sub>	V <sub>CC</sub>				

## peripheral file map

PER	IPHERALS WITH WORD ACCES	S	
Timer_A	Reserved Reserved Reserved Reserved Capture/compare register Capture/compare register Capture/compare register Timer_A register Reserved Reserved Reserved Capture/compare control Capture/compare control Capture/compare control Timer_A control Timer_A interrupt vector	TACCR2 TACCR1 TACCR0 TAR  TACCTL2 TACCTL1 TACCTL0 TACTL TAIV	017Eh 017Ch 017Ah 0178h 0178h 0176h 0172h 0170h 016Eh 016Ch 016Ah 0168h 0166h 0164h 0162h 0160h
Flash Memory	Flash control 3 Flash control 2 Flash control 1	FCTL3 FCTL2 FCTL1	012Ch 012Ah 0128h
Watchdog	Watchdog/timer control	WDTCTL	0120h
PER	IPHERALS WITH BYTE ACCESS	S	
Comparator_A	Comparator_A port disable Comparator_A control 2 Comparator_A control 1	CAPD CACTL2 CACTL1	05Bh 05Ah 059h
Basic Clock	Basic clock system control 2 Basic clock system control 1 DCO clock frequency control	BCSCTL2 BCSCTL1 DCOCTL	058h 057h 056h
Port P2	Port P2 selection Port P2 interrupt enable Port P2 interrupt edge select Port P2 interrupt flag Port P2 direction Port P2 output Port P2 input	P2SEL P2IE P2IES P2IFG P2DIR P2OUT P2IN	02Eh 02Dh 02Ch 02Bh 02Ah 029h 028h
Port P1	Port P1 selection Port P1 interrupt enable Port P1 interrupt edge select Port P1 interrupt flag Port P1 direction Port P1 output Port P1 input	P1SEL P1IE P1IES P1IFG P1DIR P1OUT P1IN	026h 025h 024h 023h 022h 021h 020h
Special Function	SFR interrupt flag 2 SFR interrupt flag 1 SFR interrupt enable 2 SFR interrupt enable 1	IFG2 IFG1 IE2 IE1	003h 002h 001h 000h

SLAS241I - SEPTEMBER 1999 - REVISED DECEMBER 2008

#### absolute maximum ratings†


Voltage applied at V <sub>CC</sub> to V <sub>SS</sub>	
Voltage applied to any pin (see Note)	0.3 V to V <sub>CC</sub> +0.3 V
Diode current at any device terminal	<u>±2</u> mA
Storage temperature, T <sub>sta</sub> (unprogrammed device)	–55°C to 150°C
	–40°C to 85°C

<sup>&</sup>lt;sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

			MIN	NOM	MAX	UNITS	
Constitution distribution and an arrangement	on V (one Nate 4)	MSP430C11x1	1.8		3.6	.,	
Supply voltage during program execution	on, v <sub>CC</sub> (see Note 1)	MSP430F11x1A	1.8		3.6	V	
Supply voltage during program/erase fl	ash memory, V <sub>CC</sub>	MSP430F11x1A	2.7		V		
Supply voltage, V <sub>SS</sub>				0	,		
Operating free-air temperature range,	MSP430x11x1(A)	-40		85	°C		
	LF mode selected, XTS=0	Watch crystal		32768		Hz	
LFXT1 crystal frequency, f <sub>(LFXT1)</sub> (see Notes 1 and 2)	VT4	Ceramic resonator	450	8000			
(See Notes Fand 2)	XT1 mode selected, XTS=1	Crystal	1000		3.6 3.6 3.6 85	kHz	
Duran da Maria		V <sub>CC</sub> = 1.8 V, MSP430x11x1(A)	dc		4.15		
Processor frequency f <sub>(system)</sub> (MCLK signal)		V <sub>CC</sub> = 3.6 V, MSP430x11x1(A)	dc		8	MHz	

- NOTES: 1. In LF mode, the LFXT1 oscillator requires a watch crystal. A 5.1MΩ resistor from XOUT to V<sub>SS</sub> is recommended when V<sub>CC</sub> < 2.5 V. In XT1 mode, the LFXT1 and XT2 oscillators accept a ceramic resonator or crystal up to 4.15MHz at V<sub>CC</sub> ≥ 2.2 V. In XT1 mode, the LFXT1 and XT2 oscillators accept a ceramic resonator or crystal up to 8 MHz at V<sub>CC</sub> ≥ 2.8 V.
  - 2. In LF mode, the LFXT1 oscillator requires a watch crystal. In XT1 mode, LFXT1 accepts a ceramic resonator or a crystal.



NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum  $V_{CC}$  of 2.7 V.

Figure 1. Frequency vs Supply Voltage



NOTE: All voltages referenced to V<sub>SS</sub>. The JTAG fuse-blow voltage, V<sub>FB</sub>, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.

#### supply current (into V<sub>CC</sub>) excluding external current

	PARAMETER		TE	ST CONDITIONS	v <sub>cc</sub>	MIN	TYP	MAX	UNIT
			$T_A = -40^{\circ}C$ to		2.2 V		160	200	
		C11x1	$f_{(MCLK)} = f_{(SM)}$ $f_{(ACLK)} = 32,70$		3 V		240	300	
			$T_A = -40^{\circ}C$ to		2.2 V		1.3	2	
			$f_{(MCLK)} = f_{(SMC)}$	CLK) = f(ACLK) = 4096 Hz	3 V		2.5	3.2	
I <sub>(AM)</sub>	Active mode		$T_A = -40^{\circ}C$ to $f_{MCLK} = f_{(SMC)}$		2.2 V		200	250	μΑ
		F11x1A	f(ACLK) = 32,76 Program exec	68 <sup>°</sup> Hz,	3 V		300	350	
			$T_A = -40^{\circ}C$ to		2.2 V		3	5	
			Program exect f(MCLK) = f(SM)	cutes in flash $CLK_1 = f_{(ACLK_1)} = 4096 \text{ Hz}$	3 V		11	18	
			$T_A = -40^{\circ}C$ to	85°C,	2.2 V		30	40	
	Low-power mode	C11x1	$f_{(MCLK)} = 0, f_{(S)}$ $f_{(ACLK)} = 32,76$	<sub>SMCLK)</sub> = 1 MHz, 58 Hz	3 V		51	60	μΑ
(CPUOff)	(LPM0)		$T_A = -40^{\circ}C$ to	85°C,	2.2 V		32	45	
		F11x1A	$f_{(MCLK)} = 0, f_{(S)}$	$\begin{split} f_{(MCLK)} &= 0,  f_{(SMCLK)} = 1 \text{ MHz}, \\ f_{(ACLK)} &= 32,768 \text{ Hz} \end{split}$			55	70	
			$T_A = -40^{\circ}C$ to	85°C,	2.2 V		11	14	
I <sub>(LPM2)</sub>	Low-power mode (I	-PM2)	$f_{(MCLK)} = f_{(SMGLK)} = 32,76$	<sub>CLK)</sub> = 0 MHz, 68 Hz, SCG0 = 0	3 V		17	22	μΑ
		C11x1	$T_A = -40^{\circ}C$ to	85°C,	2.2 V		1.2	1.7	
			$f_{(MCLK)} = f_{(SM)}$ $f_{(ACLK)} = 32,76$	<sub>CLK)</sub> = 0 MHz, 68 Hz, SCG0 = 1	3 V		2	2.7	
			$T_A = -40^{\circ}C$				0.8	1.2	
I <sub>(LPM3)</sub>	Low-power mode (LPM3)		T <sub>A</sub> = 25°C	f <sub>(MCLK)</sub> = 0 MHz,	2.2 V		0.7	1	μА
(LI WIS)	(=:)	F11x1A	$T_A = 85^{\circ}C$	$f_{(SMCLK)} = 0 MHz,$			1.6	2.3	•
		FIIXIA	$T_A = -40^{\circ}C$	f <sub>(ACLK)</sub> = 32,768 Hz,			1.8	2.2	
			T <sub>A</sub> = 25°C	SCG0 = 1	3 V		1.6	1.9	
			$T_A = 85^{\circ}C$				2.3	3.4	
			$T_A = -40^{\circ}C$				0.1	0.5	μΑ
		C11x1	$T_A = 25^{\circ}C$		2.2 V/3 V		0.1	0.5	
la man	Low-power mode		$T_A = 85^{\circ}C$	$f_{(MCLK)} = 0 MHz,$ $f_{(SMCLK)} = 0 MHz,$			0.4	0.8	
I <sub>(LPM4)</sub>	(LPM4)		$T_A = -40^{\circ}C$	$f_{(ACLK)} = 0 \text{ Hz, SCG0} = 1$			0.1	0.5	
		F11x1A	T <sub>A</sub> = 25°C		2.2 V/3 V		0.1	0.5	
			$T_A = 85^{\circ}C$				8.0	1.9	

NOTE: All inputs are tied to 0 V or V<sub>CC</sub>. Outputs do not source or sink any current.

#### current consumption of active mode versus system frequency, C version, F version

 $I_{AM} = I_{AM[1 \text{ MHz}]} \times f_{system} [MHz]$ 

current consumption of active mode versus supply voltage, C version

 $I_{AM} = I_{AM[3\ V]} + 105\ \mu A/V \times (V_{CC} - 3\ V)$ 

current consumption of active mode versus supply voltage, F version

 $I_{AM} = I_{AM[3\ V]} + 120\ \mu A/V \times (V_{CC} - 3\ V)$ 



SLAS241I - SEPTEMBER 1999 - REVISED DECEMBER 2008

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

#### Schmitt-trigger inputs - Ports P1 (P1.0 to P1.7) and P2 (P2.0 to P2.5)

	PARAMETER	V <sub>cc</sub>	MIN	TYP MAX	UNIT
.,	Decitive resident investable and college	2.2 V	1.1	1.5	V
$V_{IT+}$	Positive-going input threshold voltage	3 V	1.5	1.9	V
.,	No matical major in mot thought and contains	2.2 V	0.4	0.9	.,
v <sub>IT</sub> _	V <sub>IT</sub> Negative-going input threshold voltage	3 V	0.9	1.3	V
V.	Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> )	2.2 V	0.3	1.1	v
$V_{hys}$	input voitage hysteresis (v <sub>IT+</sub> – v <sub>IT-</sub> )	3 V	0.5	1	]

#### standard inputs - RST/NMI, JTAG (TCK, TMS, TDI/TCLK)

	PARAMETER	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
$V_{IL}$	Low-level input voltage	2.2 V / 3 V	$V_{SS}$		V <sub>SS</sub> +0.6	V
$V_{IH}$	High-level input voltage	2.2 V / 3 V	0.8×V <sub>CC</sub>		$V_{CC}$	V

#### inputs Px.x, TAx

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
			2.2 V/3 V	1.5			cycle
t <sub>(int)</sub>	External interrupt timing	Port P1, P2: P1.x to P2.x, External trigger signal for the interrupt flag (see Note 1)	2.2 V	62			ns
		Ter are interrupt mag (eee rester 1)	3 V	50			
	Toron A continue thering	TAO TAA TAO	2.2 V	62			ns
t <sub>(cap)</sub>	Timer_A, capture timing	TA0, TA1, TA2	3 V	50			
	Timer_A clock frequency	TACLK INCLKA	2.2 V			8	MHz
†(TAext)	externally applied to pin	TACLK, INCLK $t_{(H)} = t_{(L)}$	3 V			10	IVIHZ
f <sub>(TAint)</sub>	Time on A alealy from your are	CMOLK on ACLK simple palested	2.2 V			8	N 41 1-
	Timer_A clock frequency	SMCLK or ACLK signal selected	3 V			10	MHz

NOTES: 1. The external signal sets the interrupt flag every time the minimum t(int) cycle and time parameters are met. It may be set even with trigger signals shorter than  $t_{(int)}$ . Both the cycle and timing specifications must be met to ensure the flag is set.  $t_{(int)}$  is measured in MCLK cycles.

#### leakage current

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
		Port P1: P1.x, $0 \le x \le 7$ (see Notes 1 and 2)	2.2 V/3 V			±50	
Ilkg(Px.x)		Port P2: P2.x, $0 \le \times \le 5$ (see Notes 1 and 2)	2.2 V/3 V			±50	nA

NOTES: 1. The leakage current is measured with V<sub>SS</sub> or V<sub>CC</sub> applied to the corresponding pin(s), unless otherwise noted.

2. The leakage of the digital port pins is measured individually. The port pin must be selected for input and there must be no optional pullup or pulldown resistor.



outputs - Ports P1 (P1.0 to P1.7) and P2 (P2.0 to P2.5)

	PARAMETER	TEST	CONDITIONS		MIN	TYP MAX	UNIT
		$I_{(OHmax)} = -1.5 \text{ mA}$	V 00V	See Note 1	V <sub>CC</sub> -0.25	$V_{CC}$	
V	High-level output voltage  VOH Port 1 and Port 2 (C11x1) Port 1 (F11x1A)	$I_{(OHmax)} = -6 \text{ mA}$	$V_{CC} = 2.2 \text{ V}$	See Note 2	V <sub>CC</sub> -0.6	$V_{CC}$	.,
VOH		$I_{(OHmax)} = -1.5 \text{ mA}$	V 6V	See Note 1	V <sub>CC</sub> -0.25	$V_{CC}$	V
	,	$I_{(OHmax)} = -6 \text{ mA}$	$V_{CC} = 3 V$	See Note 2	V <sub>CC</sub> -0.6	$V_{CC}$	
	High-level output voltage	$I_{(OHmax)} = -1 \text{ mA}$	V 00V	See Note 3	V <sub>CC</sub> -0.25	$V_{CC}$	
.,		$I_{(OHmax)} = -3.4 \text{ mA}$	$V_{CC} = 2.2 \text{ V}$	See Note 3	V <sub>CC</sub> -0.6	$V_{CC}$	.,
V <sub>OH</sub>	Port 2 (F11x1A)	$I_{(OHmax)} = -1 \text{ mA}$		See Note 3	V <sub>CC</sub> -0.25	$V_{CC}$	V
		$I_{(OHmax)} = -3.4 \text{ mA}$	$V_{CC} = 3 V$	See Note 3	V <sub>CC</sub> -0.6	$V_{CC}$	
		$I_{(OLmax)} = 1.5 \text{ mA}$	V 00V	See Note 1	$V_{SS}$	V <sub>SS</sub> +0.25	
.,	Low-level output voltage	I <sub>(OLmax)</sub> = 6 mA	$V_{CC} = 2.2 \text{ V}$	See Note 2	$V_{SS}$	V <sub>SS</sub> +0.6	.,
V <sub>OL</sub>	V <sub>OL</sub> Port 1 and Port 2 (C11x1, F11x1A)	I <sub>(OLmax)</sub> = 1.5 mA	., .,	See Note 1	V <sub>SS</sub>	V <sub>SS</sub> +0.25	V
	,	I <sub>(OLmax)</sub> = 6 mA	$V_{CC} = 3 V$	See Note 2	V <sub>SS</sub>	V <sub>SS</sub> +0.6	

NOTES: 1. The maximum total current, I<sub>OHmax</sub> and I<sub>OLmax</sub>, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.

#### output frequency

	PARAMETER	TEST	CONDITIONS	vcc	MIN	TYP	MAX	UNIT
f <sub>P20</sub>		P2.0/ACLK, C <sub>L</sub> = 20 pF		2.2 V/3 V			f <sub>System</sub>	
f <sub>TAx</sub>	Output frequency	TA0, TA1, TA2, C <sub>L</sub> = 20 p Internal clock source, SN	oF MCLK signal applied (see Note 1)	2.2 V/3 V	dc		f <sub>System</sub>	MHz
			$f_{SMCLK} = f_{LFXT1} = f_{XT1}$		40%		60%	
		P1.4/SMCLK, C <sub>L</sub> = 20 pF	$f_{SMCLK} = f_{LFXT1} = f_{LF}$	2.2 V/3 V	35%		65%	
			f <sub>SMCLK</sub> = f <sub>LFXT1/n</sub>	2.2 1,0 1	50%- 15 ns	50%	50%+ 15 ns	
t <sub>Xdc</sub>	Duty cycle of O/P frequency		f <sub>SMCLK</sub> = f <sub>DCOCLK</sub>	2.2 V/3 V	50%– 15 ns	50%	50%+ 15 ns	
		D0 0/4 0/1/	$f_{P20} = f_{LFXT1} = f_{XT1}$		40%		60%	
		P2.0/ACLK, C <sub>I</sub> = 20 pF	$f_{P20} = f_{LFXT1} = f_{LF}$	2.2 V/3 V	30%		70%	
		0L - 20 pi	$f_{P20} = f_{LFXT1/n}$			50%		
t <sub>TAdc</sub>		TA0, TA1, TA2, C <sub>L</sub> = 20 ;	oF, duty cycle = 50%	2.2 V/3 V		0	±50	ns

NOTE 1: The limits of the system clock MCLK has to be met. MCLK and SMCLK can have different frequencies.

The maximum total current, I<sub>OHmax</sub> and I<sub>OLmax</sub>, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.


<sup>3.</sup> One output loaded at a time.

SLAS241I - SEPTEMBER 1999 - REVISED DECEMBER 2008


electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

outputs - Ports P1 and P2 (continued)

# TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE



# TYPICAL LOW-LEVEL OUTPUT CURRENT vs



# TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE





Figure 4

# TYPICAL HIGH-LEVEL OUTPUT CURRENT vs



NOTE: One output loaded at a time.



#### optional resistors, individually programmable with ROM code (see Note 1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>(opt1)</sub>			2.5	5	10	kΩ
R <sub>(opt2)</sub>			3.8	7.7	15	kΩ
R <sub>(opt3)</sub>			7.6	15	31	kΩ
R <sub>(opt4)</sub>			11.5	23	46	kΩ
R <sub>(opt5)</sub>	Resistors, individually programmable with ROM code, all port pins,	0.000	23	45	90	kΩ
R <sub>(opt6)</sub>	values applicable for pulldown and pullup	V <sub>CC</sub> = 2.2 V/3 V	46	90	180	kΩ
R <sub>(opt7)</sub>			70	140	280	kΩ
R <sub>(opt8)</sub>			115	230	460	kΩ
R <sub>(opt9)</sub>			160	320	640	kΩ
R <sub>(opt10)</sub>			205	420	830	kΩ

NOTE 1: Optional resistors R<sub>optx</sub> for pulldown or pullup are not available in standard flash memory device MSP430F11x1A.

#### wake-up from low-power modes (LPMx)

PARAMETER		TEST CO	TEST CONDITIONS			MAX	UNIT
t <sub>(LPM0)</sub>		$V_{CC} = 2.2 \text{ V/3 V}$			100		
t <sub>(LPM2)</sub>		$V_{CC} = 2.2 \text{ V/3 V}$			100		ns
		$f_{(MCLK)} = 1 MHz,$	$V_{CC} = 2.2 \text{ V/3 V}$			6	
t <sub>(LPM3)</sub>	5	$f_{(MCLK)} = 2 MHz,$	$V_{CC} = 2.2 \text{ V/3 V}$			6	μs
	Delay time (see Note 1)	$f_{(MCLK)} = 3 MHz,$	$V_{CC} = 2.2 \text{ V/3 V}$			6	
		$f_{(MCLK)} = 1 MHz,$	V <sub>CC</sub> = 2.2 V/3 V			6	
t <sub>(LPM4)</sub>		$f_{(MCLK)} = 2 MHz,$	V <sub>CC</sub> = 2.2 V/3 V			6	μs
		$f_{(MCLK)} = 3 MHz,$	V <sub>CC</sub> = 2.2 V/3 V			6	

NOTE 1: Parameter applicable only if DCOCLK is used for MCLK.

#### RAM

	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>(RAMh)</sub>	CPU halted (see Note 1)	1.6			V

NOTE 1: This parameter defines the minimum supply voltage V<sub>CC</sub> when the data in the program memory RAM remains unchanged. No program execution should happen during this supply voltage condition.

# MSP430C11x1, MSP430F11x1A MIXED SIGNAL MICROCONTROLLER

SLAS241I - SEPTEMBER 1999 - REVISED DECEMBER 2008


# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

#### Comparator\_A (see Note 1)

	PARAMETER	TEST CONDITIONS	3	MIN	TYP	MAX	UNIT
		CAON=1, CARSEL=0, CAREF=0	V <sub>CC</sub> = 2.2 V		25	40	
I <sub>(DD)</sub>		CAON=1, CANSEL=0, CANEF=0	V <sub>CC</sub> = 3 V		45	60	μΑ
		CAON=1, CARSEL=0,	V <sub>CC</sub> = 2.2 V		30	50	
(Refladder/Ref	Diode)	CAREF=1/2/3, no load at P2.3/CA0/TA1 and P2.4/CA1/TA2	V <sub>CC</sub> = 3 V		45	71	μΑ
V <sub>(IC)</sub>	voltage		V <sub>CC</sub> = 2.2 V/3 V	0		V <sub>CC</sub> -1	V
V <sub>(Ref025)</sub>	Voltage @ 0.25 V <sub>CC</sub> node	PCA0=1, CARSEL=1, CAREF=1, No load at P2.3/CA0/TA1 and P2.4/CA1/TA2	V <sub>CC</sub> = 2.2 V/3 V	0.23	0.24	0.25	
V <sub>(Ref050)</sub>	Voltage @ 0.5V <sub>CC</sub> node	PCA0=1, CARSEL=1, CAREF=2, No load at P2.3/CA0/TA1 and P2.4/CA1/TA2	V <sub>CC</sub> = 2.2 V/3 V	0.47	0.48	0.5	
	, <u> </u>	PCA0=1, CARSEL=1, CAREF=3,	V <sub>CC</sub> = 2.2 V	390	480	540	
V <sub>(RefVT)</sub>	(see Figure 6 and Figure 7)	No load at P2.3/CA0/TA1 and P2.4/CA1/TA2, T <sub>A</sub> = 85°C	V <sub>CC</sub> = 3 V	400	490	550	mV
V <sub>(offset)</sub>	Offset voltage	See Note 2	$V_{CC} = 2.2 \text{ V/3 V}$	-30		30	mV
V <sub>hys</sub>	Input hysteresis	CAON=1	$V_{CC} = 2.2 \text{ V/3 V}$	0	0.7	1.4	mV
		T <sub>A</sub> = 25°C, Overdrive 10 mV,	V <sub>CC</sub> = 2.2 V	160	210	300	no
		Without filter: CAF=0	V <sub>CC</sub> = 3 V	90	150	240	ns
t(response LH)		T <sub>A</sub> = 25°C, Overdrive 10 mV,	$V_{CC} = 2.2 \text{ V}$	1.4	1.9	3.4	
		With filter: CAF=1	V <sub>CC</sub> = 3 V	0.9	1.5	2.6	μs
		T <sub>A</sub> = 25°C, Overdrive 10 mV,	V <sub>CC</sub> = 2.2 V	130	210	300	no
<b>.</b>		Without filter: CAF=0	V <sub>CC</sub> = 3 V	80	150	240	ns
t(response HL)		T <sub>A</sub> = 25°C, Overdrive 10 mV,	V <sub>CC</sub> = 2.2 V	1.4	1.9	3.4	
		With filter: CAF=1	V <sub>CC</sub> = 3 V	0.9	1.5	2.6	μs

NOTES: 1. The leakage current for the Comparator\_A terminals is identical to  $I_{lkg(Px,x)}$  specification.

<sup>2.</sup> The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator\_A inputs on successive measurements. The two successive measurements are then summed together.






Figure 6.  $V_{(RefVT)}$  vs Temperature,  $V_{CC} = 3 \text{ V}$ 

Figure 7.  $V_{(RefVT)}$  vs Temperature,  $V_{CC} = 2.2 \text{ V}$ 




Figure 8. Block Diagram of Comparator\_A Module




Figure 9. Overdrive Definition



#### **PUC/POR**

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t(POR_Delay)	Internal time delay to release POR				150	250	μs
	V <sub>CC</sub> threshold at which POR	$T_A = -40^{\circ}C$	V <sub>CC</sub> = 2.2 V/3 V	1.4		1.8	
$V_{POR}$		T <sub>A</sub> = 25°C		1.1		1.5	V
		T <sub>A</sub> = 85°C		0.8		1.2	
V <sub>(min)</sub>	V <sub>CC</sub> threshold required to generate a POR (see Note 2)	V <sub>CC</sub>  dV/dt  ≥ 1V/ms		0.2			٧
t <sub>(reset)</sub>	RST/NMI low time for PUC/POR	Reset is accepted internally	]	2			μs

NOTES: 1.  $V_{CC}$  rise time  $dV/dt \ge 1V/ms$ .

2. When driving  $V_{CC}$  low in order to generate a POR condition,  $V_{CC}$  should be driven to 200mV or lower with a dV/dt equal to or less than -1V/ms. The corresponding rising  $V_{CC}$  must also meet the dV/dt requirement equal to or greater than +1V/ms.




Figure 10. Power-On Reset (POR) vs Supply Voltage




Figure 11. V<sub>POR</sub> vs Temperature

#### DCO

PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN	TYP	MAX	UNIT
	D 0 000 0 MOD 0 DOOD 0 T 0500	2.2 V	0.08	0.12	0.15	N41.1-
f <sub>(DCO03)</sub>	$R_{sel} = 0$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	3 V	0.08	0.13	0.16	MHz
£	D 1 DCC 2 MOD 0 DCCD 0 T 05°C	2.2 V	0.14	0.19	0.23	MHz
f <sub>(DCO13)</sub>	$R_{sel} = 1$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	3 V	0.14	0.18	0.22	IVI□Z
f <sub>(DCO23)</sub>	$R_{sol} = 2$ , DCO = 3, MOD = 0, DCOR = 0, $T_{\Delta} = 25^{\circ}$ C	2.2 V	0.22	0.30	0.36	MHz
(DCO23)	11 sel = 2, 200 = 0, Mob = 0, 20011 = 0, 1A = 20 0	3 V	0.22	0.28	0.34	IVII IZ
frages	$R_{sel} = 3$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	2.2 V	0.37	0.49	0.59	MHz
f <sub>(DCO33)</sub>	11sel = 3, BOO = 3, MOD = 0, BOOT = 0, TA = 23 0	3 V	0.37	0.47	0.56	IVII IZ
<b>f</b>	$R_{sel} = 4$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	2.2 V	0.61	0.77	0.93	MHz
f <sub>(DCO43)</sub>	$  \mathbf{n}_{sel}   = 4$ , $  \mathbf{DCO}   = 3$ , $  \mathbf{NOD}   = 0$ , $  \mathbf{DCOR}   = 0$ , $  1_{A}   = 23$	3 V	0.61	0.75	0.9	IVITIZ
<b>f</b>	$R_{Sel} = 5$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	2.2 V	1	1.2	1.5	MHz
f <sub>(DCO53)</sub>	$\Gamma_{\text{Sel}} = 3$ , $\Gamma_{\text{DCO}} = 3$ , $\Gamma_{\text{MOD}} = 0$ , $\Gamma_{\text{DCOR}} = 0$ , $\Gamma_{\text{A}} = 23$	3 V	1	1.3	1.5	IVII IZ
<b>f</b>	$R_{sel} = 6$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	2.2 V	1.6	1.9	2.2	MHz
f <sub>(DCO63)</sub>	$ n_{sel}  = 0$ , $ DCO  = 3$ , $ NIOD  = 0$ , $ DCO  = 0$ , $ 1A  = 23$	3 V	1.69	2	2.29	IVITIZ
<b>f</b>	$R_{Sel} = 7$ , DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	2.2 V	2.4	2.9	3.4	MHz
f <sub>(DCO73)</sub>	$  \mathbf{n}_{sel}   = 7$ , $  \mathbf{DCO}   = 3$ , $  \mathbf{NOD}   = 0$ , $  \mathbf{DCOR}   = 0$ , $  \mathbf{I}_{A}   = 23$	3 V	2.7	3.2	3.65	IVITIZ
	D 7 DOO 7 MOD 0 DOOD 0 T 0500	2.2 V	4	4.5	4.9	N41 1-
f <sub>(DCO77)</sub>	$R_{sel} = 7$ , DCO = 7, MOD = 0, DCOR = 0, $T_A = 25$ °C	3 V	4.4	4.9	5.4	MHz
f <sub>(DCO47)</sub>	R <sub>sel</sub> = 4, DCO = 7, MOD = 0, DCOR = 0, T <sub>A</sub> = 25°C	2.2 V/3 V	f <sub>DCO40</sub> x1.7	f <sub>DCO40</sub> x2.1	f <sub>DCO40</sub> x2.5	MHz
S <sub>(Rsel)</sub>	$S_R = f_{Rsel+1}/f_{Rsel}$	2.2 V/3 V	1.35	1.65	2	
S <sub>(DCO)</sub>	$S_{DCO} = f_{DCO+1}/f_{DCO}$	2.2 V/3 V	1.07	1.12	1.16	ratio
	T	2.2 V	-0.31	-0.36	-0.40	0/ /06
D <sub>t</sub>	Temperature drift, R <sub>sel</sub> = 4, DCO = 3, MOD = 0 (see Note 1)	3 V	-0.33	-0.38	-0.43	%/°C
D <sub>V</sub>	Drift with $V_{CC}$ variation, $R_{sel} = 4$ , DCO = 3, MOD = 0 (see Note 1)	2.2 V/3 V	0	5	10	%/V

NOTE 1: These parameters are not production tested.




Figure 12. DCO Characteristics

SLAS241I - SEPTEMBER 1999 - REVISED DECEMBER 2008

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

#### main DCO characteristics

- Individual devices have a minimum and maximum operation frequency. The specified parameters for  $f_{(DCOx0)}$  to  $f_{(DCOx7)}$  are valid for all devices.
- All ranges selected by Rsel(n) overlap with Rsel(n+1): Rsel0 overlaps Rsel1, ... Rsel6 overlaps Rsel7.
- DCO control bits DCO0, DCO1, and DCO2 have a step size as defined by parameter S<sub>DCO</sub>.
- Modulation control bits MOD0 to MOD4 select how often f<sub>(DCO+1)</sub> is used within the period of 32 DCOCLK cycles. The frequency f<sub>(DCO)</sub> is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{(DCO)} \times f_{(DCO+1)}}{MOD \times f_{(DCO)} + (32 - MOD) \times f_{(DCO+1)}}$$

#### DCO when using R<sub>OSC</sub> (see Note 1)

0 000 (	•				
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN TYP	MAX	UNIT
f DCO output fraguancy	R <sub>sel</sub> = 4, DCO = 3, MOD = 0, DCOR = 1, T <sub>A</sub> = 25°C	2.2 V	1.8±15%		MHz
f <sub>DCO</sub> , DCO output frequency	$n_{\text{Sel}} = 4$ , $DCO = 3$ , $MOD = 0$ , $DCOR = 1$ , $1_A = 23$ C	3 V	1.95±15%		MHz
D <sub>t</sub> , Temperature drift	R <sub>sel</sub> = 4, DCO = 3, MOD = 0, DCOR = 1	2.2 V/3 V	±0.1		%/°C
D <sub>v</sub> , Drift with V <sub>CC</sub> variation	R <sub>sel</sub> = 4, DCO = 3, MOD = 0, DCOR = 1	2.2 V/3 V	10		%/V

NOTES: 1.  $R_{OSC} = 100 k\Omega$ . Metal film resistor, type 0257. 0.6 watt with 1% tolerance and  $T_K = \pm 50 ppm/^{\circ}C$ .

#### crystal oscillator, LFXT1

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
	land and the	XTS=0, LF mode selected, V <sub>CC</sub> = 2.2 V / 3 V	12			ו		
C <sub>XIN</sub> Input capacitance		XTS=1, XT1 mode selected, V <sub>CC</sub> = 2.2 V / 3 V (see Note 1)	2			pF		
	Outrout consolitores	XTS=0, LF mode selected, V <sub>CC</sub> = 2.2 V / 3 V			12			, L
C <sub>XOUT</sub>	Output capacitance	XTS=1, XT1 mode selected, V <sub>CC</sub> = 2.2 V / 3 V (see Note 1)	2		pF			
V <sub>IL</sub>	Input levels at XIN	V = 2.2 V/2 V (coo Note 2)	$V_{SS}$	(	0.2×V <sub>CC</sub>	V		
$V_{IH}$	Tiliput levels at Aliv	V <sub>CC</sub> = 2.2 V/3 V (see Note 2)	0.8×V <sub>CC</sub>		$V_{CC}$	V		

NOTES: 1. Requires external capacitors at both terminals. Values are specified by crystal manufacturers.

2. Applies only when using an external logic-level clock source. Not applicable when using a crystal or resonator.

#### flash memory

	PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>CC(PGM/</sub> ERASE)	Program and erase supply voltage			2.7		3.6	V
f <sub>FTG</sub>	Flash Timing Generator frequency			257		476	kHz
I <sub>PGM</sub>	Supply current from V <sub>CC</sub> during program		2.7 V/ 3.6 V		3	5	mA
I <sub>ERASE</sub>	Supply current from V <sub>CC</sub> during erase		2.7 V/ 3.6 V		3	7	mA
t <sub>CPT</sub>	Cumulative program time	See Note 1	2.7 V/ 3.6 V			4	ms
t <sub>CMErase</sub>	Cumulative mass erase time	See Note 2	2.7 V/ 3.6 V	200			ms
	Program/erase endurance			10 <sup>4</sup>	10 <sup>5</sup>		cycles
t <sub>Retention</sub>	Data retention duration	$T_J = 25^{\circ}C$		100			years
t <sub>Word</sub>	Word or byte program time				35		
t <sub>Block, 0</sub>	Block program time for first byte or word				30		
t <sub>Block</sub> , 1-63	Block program time for each additional byte or word	]			21		
t <sub>Block, End</sub>	Block program end-sequence wait time	See Note 3			6		t <sub>FTG</sub>
t <sub>Mass Erase</sub>	Mass erase time				5297		
t <sub>Seg Erase</sub>	Segment erase time				4819		

- NOTES: 1. The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.
  - The mass erase duration generated by the flash timing generator is at least 11.1ms (= 5297x1/f<sub>FTG</sub>,max = 5297x1/476kHz). To achieve the required cumulative mass erase time the Flash Controller's mass erase operation can be repeated until this time is met. (A worst case minimum of 19 cycles are required).
  - 3. These values are hardwired into the Flash Controller's state machine ( $t_{FTG} = 1/f_{FTG}$ ).

#### JTAG interface

	PARAMETER	TEST CONDITIONS	v <sub>cc</sub>	MIN	TYP	MAX	UNIT
f <sub>TCK</sub>	TOV input from our	ana Nata d	2.2 V	0		5	MHz
	TCK input frequency	see Note 1	3 V	0		10	MHz
R <sub>Internal</sub>	Internal pulldown resistance on TEST	see Note 2	2.2 V/ 3 V	25	60	90	kΩ

NOTES: 1. f<sub>TCK</sub> may be restricted to meet the timing requirements of the module selected.

#### JTAG fuse (see Note 1)


	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	МАХ	UNIT
V <sub>CC(FB)</sub>	Supply voltage during fuse-blow condition	T <sub>A</sub> = 25°C		2.5			V
	Voltage level on TEST for fuse blow ('C11x1)			3.5		3.9	V
V <sub>FB</sub>	Voltage level on TEST for fuse blow ('F11x1A)			6		7	V
I <sub>FB</sub>	Supply current into TEST during fuse blow					100	mA
t <sub>FB</sub>	Time to blow fuse					1	ms

NOTES: 1. Once the fuse is blown, no further access to the MSP430 JTAG/Test and emulation (F versions only) features is possible. The JTAG block is switched to bypass mode.

<sup>2.</sup> TEST pull-down resistor implemented in all versions.

#### input/output schematic

#### Port P1, P1.0 to P1.3, input/output with Schmitt trigger



NOTE: x = Bit/identifier, 0 to 3 for port P1


PnSel.x	PnDIR.x	Direction control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnlFG.x	PnIES.x
P1Sel.0	P1DIR.0	P1DIR.0	P1OUT.0	$V_{SS}$	P1IN.0	TACLK <sup>†</sup>	P1IE.0	P1IFG.0	P1IES.0
P1Sel.1	P1DIR.1	P1DIR.1	P1OUT.1	Out0 signal <sup>†</sup>	P1IN.1	CCI0A <sup>†</sup>	P1IE.1	P1IFG.1	P1IES.1
P1Sel.2	P1DIR.2	P1DIR.2	P1OUT.2	Out1 signal <sup>†</sup>	P1IN.2	CCI1A <sup>†</sup>	P1IE.2	P1IFG.2	P1IES.2
P1Sel.3	P1DIR.3	P1DIR.3	P1OUT.3	Out2 signal†	P1IN.3	CCI2A <sup>†</sup>	P1IE.3	P1IFG.3	P1IES.3

<sup>†</sup> Signal from or to Timer\_A

NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions



#### Port P1, P1.4 to P1.7, input/output with Schmitt trigger and in-system access features



PnSel.x	PnDIR.x	Direction control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P1Sel.4	P1DIR.4	P1DIR.4	P1OUT.4	SMCLK	P1IN.4	unused	P1IE.4	P1IFG.4	P1IES.4
P1Sel.5	P1DIR.5	P1DIR.5	P1OUT.5	Out0 signal <sup>†</sup>	P1IN.5	unused	P1IE.5	P1IFG.5	P1IES.5
P1Sel.6	P1DIR.6	P1DIR.6	P1OUT.6	Out1 signal <sup>†</sup>	P1IN.6	unused	P1IE.6	P1IFG.6	P1IES.6
P1Sel.7	P1DIR.7	P1DIR.7	P1OUT.7	Out2 signal†	P1IN.7	unused	P1IE.7	P1IFG.7	P1IES.7


<sup>†</sup> Signal from or to Timer\_A

NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions

<sup>2.</sup> Fuses for optional pullup and pulldown resistors can only be programmed at the factory (ROM versions only).



#### Port P2, P2.0 to P2.2, input/output with Schmitt trigger




PnSel.x	PnDIR.x	Direction control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.0	P2DIR.0	P2DIR.0	P2OUT.0	ACLK	P2IN.0	unused	P2IE.0	P2IFG.0	P1IES.0
P2Sel.1	P2DIR.1	P2DIR.1	P2OUT.1	$V_{SS}$	P2IN.1	INCLK†	P2IE.1	P2IFG.1	P1IES.1
P2Sel.2	P2DIR.2	P2DIR.2	P2OUT.2	CAOUT	P2IN.2	CCI0B†	P2IE.2	P2IFG.2	P1IES.2

<sup>†</sup> Signal from or to Timer\_A

NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions



#### Port P2, P2.3 to P2.4, input/output with Schmitt trigger




PnSel.x	PnDIR.x	Direction control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.3	P2DIR.3	P2DIR.3	P2OUT.3	Out1 signal <sup>†</sup>	P2IN.3	unused	P2IE.3	P2IFG.3	P1IES.3
P2Sel.4	P2DIR.4	P2DIR.4	P2OUT.4	Out2 signal†	P2IN.4	unused	P2IE.4	P2IFG.4	P1IES.4

<sup>†</sup> Signal from Timer\_A

NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions


Port P2, P2.5, input/output with Schmitt trigger and R<sub>OSC</sub> function for the Basic Clock module



P2Sel.5 P2DIR.5 P2DIR.5 P2OUT.5 P2IN.5 P2IE.5 P2IFG.5 P2IES.5  $V_{SS}$ unused

1. Optional selection of pullup or pulldown resistors with ROM (masked) versions

#### Port P2, unbonded bits P2.6 and P2.7



NOTE: x = Bit/identifier, 6 to 7 for port P2 without external pins

P2Sel.x	P2DIR.x	Direction control from module	P2OUT.x	Module X OUT	P2IN.x	Module X IN	P2IE.x	P2IFG.x	P2IES.x
P2Sel.6	P2DIR.6	P2DIR.6	P2OUT.6	$V_{SS}$	P2IN.6	unused	P2IE.6	P2IFG.6	P2IES.6
P2Sel.7	P2DIR.7	P2DIR.7	P2OUT.7	$V_{SS}$	P2IN.7	unused	P2IE.7	P2IFG.7	P2IES.7

NOTE 1: Unbonded bits 6 and 7 of port P2 can be used as software interrupt flags. The interrupt flags can only be influenced by software. They work then as a software interrupt.

SLAS241I - SEPTEMBER 1999 - REVISED DECEMBER 2008

#### JTAG fuse check mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current,  $I_{TF}$ , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is taken back low after a test or programming session, the fuse check mode and sense currents are terminated.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see Figure 13). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).




Figure 13. Fuse Check Mode Current, MSP430F11x1A and MSP430C11x1 NOTE:

The CODE and RAM data protection is ensured if the JTAG fuse is blown and the 256-bit bootloader access key is used. Also, see the *bootstrap loader* section for more information.







4-Jan-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
MSP430F1101AIDGV	ACTIVE	TVSOP	DGV	20	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4F1101A	Sample
MSP430F1101AIDGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4F1101A	Sample
MSP430F1101AIDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F1101A	Sample
MSP430F1101AIDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F1101A	Sample
MSP430F1101AIPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430F1101A	Sample
MSP430F1101AIPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430F1101A	Sample
MSP430F1101AIRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 1101A	Sample
MSP430F1101AIRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 1101A	Sample
MSP430F1101IDW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85	M430F1101	
MSP430F1101IDWR	NRND	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F1101	
MSP430F1101IPW	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85	430F1101	
MSP430F1111AIDGV	ACTIVE	TVSOP	DGV	20	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4F1111A	Sample
MSP430F1111AIDGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4F1111A	Sample
MSP430F1111AIDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F1111A	Sample
MSP430F1111AIDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F1111A	Sampl
MSP430F1111AIPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430F1111A	Sampl
MSP430F1111AIPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430F1111A	Sample
MSP430F1111AIRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 1111A	Sample





4-Jan-2018

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
MSP430F1111AIRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 1111A	Samples
MSP430F1121AIDGV	ACTIVE	TVSOP	DGV	20	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4F1121A	Samples
MSP430F1121AIDGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4F1121A	Samples
MSP430F1121AIDW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F1121A	Samples
MSP430F1121AIDWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F1121A	Samples
MSP430F1121AIPW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430F1121A	Samples
MSP430F1121AIPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430F1121A	Samples
MSP430F1121AIRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 1121A	Samples
MSP430F1121AIRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	M430F 1121A	Samples
MSP430F1121IDW	NRND	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F1121	
MSP430F1121IDWR	NRND	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	M430F1121	
MSP430F1121IPW	NRND	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430F1121	
MSP430F1121IPWR	NRND	TSSOP	PW	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	430F1121	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



## PACKAGE OPTION ADDENDUM

4-Jan-2018

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 18-Mar-2015

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity AO

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MSP430F1101AIDGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F1101AIRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F1101AIRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F1101IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
MSP430F1111AIDGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F1111AIDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
MSP430F1111AIRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F1111AIRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F1121AIDGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
MSP430F1121AIDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
MSP430F1121AIRGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F1121AIRGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
MSP430F1121IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

www.ti.com 18-Mar-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MSP430F1101AIDGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
MSP430F1101AIRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
MSP430F1101AIRGET	VQFN	RGE	24	250	210.0	185.0	35.0
MSP430F1101IDWR	SOIC	DW	20	2000	367.0	367.0	45.0
MSP430F1111AIDGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
MSP430F1111AIDWR	SOIC	DW	20	2000	367.0	367.0	45.0
MSP430F1111AIRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
MSP430F1111AIRGET	VQFN	RGE	24	250	210.0	185.0	35.0
MSP430F1121AIDGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
MSP430F1121AIDWR	SOIC	DW	20	2000	367.0	367.0	45.0
MSP430F1121AIRGER	VQFN	RGE	24	3000	367.0	367.0	35.0
MSP430F1121AIRGET	VQFN	RGE	24	250	210.0	185.0	35.0
MSP430F1121IDWR	SOIC	DW	20	2000	367.0	367.0	45.0

PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.



## RGE (S-PVQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View
Exposed Thermal Pad Dimensions


4206344-3/AK 08/15

NOTES: A. All linear dimensions are in millimeters



## RGE (S-PVQFN-N24)

## PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.





SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.