SCBS210C - JUNE 1992 - REVISED JANUARY 1997


- Members of the Texas Instruments
 Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- UBT[™] (Universal Bus Transceiver)
 Combines D-Type Latches and D-Type
 Flip-Flops for Operation in Transparent,
 Latched, Clocked, or Clock-Enabled Mode
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 5 V, T_A = 25°C
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

SN54ABT16601 . . . WD PACKAGE SN74ABT16601 . . . DGG OR DL PACKAGE (TOP VIEW)



Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16601 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16601 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.



SCBS210C - JUNE 1992 - REVISED JANUARY 1997

FUNCTION TABLE†

	I	NPUTS			OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	Α	В
Х	Н	Х	Χ	Χ	Z
Х	L	Н	Χ	L	L
Х	L	Н	Χ	Н	Н
Н	L	L	Χ	Χ	в ₀ ‡
Н	L	L	Χ	Χ	в ₀ ‡ в ₀ ‡
L	L	L	\uparrow	L	L
L	L	L	\uparrow	Н	Н
L	L	L	L	Χ	B ₀ ‡
L	L	L	Н	Χ	В ₀ §


[†] A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.



[‡] Output level before the indicated steady-state input conditions were established

[§] Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16601	96 mA
SN74ABT16601	128 mA
Input clamp current, $I_{ K }(V_{ I } < 0)$	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stg}	−65°C to 150°C
Output clamp current, I_{OK} (V_O < 0)	–50 mA 81°C/W 74°C/W

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



SCBS210C - JUNE 1992 - REVISED JANUARY 1997

recommended operating conditions (see Note 3)

			SN54AB1	Г16601	SN74AB1	16601	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V	
VIL	Low-level input voltage		0.8		0.8	V	
٧ _I	Input voltage		0	VCC	0	VCC	V
ЮН	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
TA	Operating free-air temperature		– 55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAI	DAMETED	TEST COL	NDITIONS	Т	A = 25°C	;	SN54AB	Г16601	SN74AB1	Г16601	UNIT	
PAI	RAMETER	TEST COI	NDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
\ \/ a · ·		V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH		V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				v	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V _{CC} = 4.5 V	$I_{OL} = 48 \text{ mA}$			0.55		0.55			V	
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55*				0.55	V	
V _{hys}	_				100						mV	
1.	Control inputs	V _{CC} = 5.5 V,	V _I = V _{CC} or GND			±1		±1		±1	μΑ	
li .	A or B ports	VCC = 3.5 V,	1 = 100 01 011D			±20**		±100		±20	μΑ	
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100				±100	μΑ	
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μА	
IO [‡]		$V_{CC} = 5.5 \text{ V},$	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
IOZH§		$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			10		10		10	μΑ	
I _{OZL} §		$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			-10		-10		-10	μΑ	
		V _{CC} = 5.5 V,	Outputs high		1.9	3		2		3		
Icc	A or B ports	$I_{O} = 0$,	Outputs low		28	36		35		36	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		1.6	3		2		3		
A1 ¶		V _{CC} = 5.5 V, One i	nput at 3.4 V,			50				50	μΑ	
∆lcc¶		Other inputs at VC	C or GND					1.5			mA	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3						pF	
C _{io}	A or B ports	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$	/		9						pF	

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



^{**} This limit applies only to the SN74ABT16601.

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[§] The parameters I_{OZH} and I_{OZL} include the input leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCBS210C - JUNE 1992 - REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

				SN54AB	Г16601	SN74AB1	Г16601	UNIT
				MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency			0	150	0	150	MHz
	Pulse duration	LEAB or LEBA high		2.5		2.5		ns
t _W	Puise duration	CLKAB or CLKBA high or low	3		3		115	
		A before CLKAB↑ or B before CLKBA↑	4.6		4			
۱.	Cotup time	up time A before LEAB↓ or B before LEBA↓		2.5		2.5		ns
t _{su}	Setup time	A belore LEAD VOLD belore LEBA V	1.3		1		115	
		CLKEN before CLK↑		2.9		2.5		
		A after CLKAB↑ or B after CLKBA↑	0.4		0			
th	Hold time	A after LEAB↓ or B after LEBA↓	2.8		2		ns	
		CLKEN after CLK↑	·	0		0		

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN5	4ABT16	601		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍	CC = 5 V 4 = 25°C	', ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
f _{max}			150	200		150		MHz
t _{PLH}	A or B	B or A	1.5	2.5	4.1	1	4.6	ns
^t PHL	AOIB	BULK	1.5	3.4	4.7	1	5.1	113
tPLH	LEAB or LEBA	B or A	2	3.4	4.7	1	5.6	ns
t _{PHL}	LLAD OF LLDA	BULK	2	3.7	5	1	5.5	113
t _{PLH}	CLKAB or CLKBA	B or A	1.5	3.2	4.5	1	5.2	ns
t _{PHL}	CLNAD OF CLNDA	BULK	1.5	3.2	4.4	1	5	ns
^t PZH	<u> </u>	B or A	2	4	5	1	5.7	
t _{PZL}	OEAB or OEBA	BULK	2	4.2	5.6	1	6	ns
^t PHZ	OEAB or OEBA	B or A	2	4.5	5.8	1	6.8	ne
t _{PLZ}	OEAR OF OERA	BULK	1.5	3.4	5.3	1	6.3	ns


SCBS210C - JUNE 1992 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

				SN7	4ABT16	601		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _C	CC = 5 V 4 = 25°C	', ;	MIN	MAX	UNIT
			MIN	TYP	MAX			
f _{max}			150	200		150		MHz
^t PLH	A or B	B or A	1.5	2.5	3.6	1.5	4	ns
^t PHL	AUIB	BUIA	1.5	3.4	4.7	1.5	4.9	115
^t PLH	LEAB or LEBA	B or A	2	3.4	4.7	2	5	ns
^t PHL	LEAD OF LEDA	BUIA	2	3.7	5	2	5.2	115
^t PLH	CLKAB or CLKBA	B or A	1.5	3.2	4.5	1.5	4.7	no
^t PHL	CLNAD OF CLNDA	BUIA	1.5	3.2	4.4	1.5	4.6	ns
^t PZH		B or A	2	4	5	2	5.5	no
t _{PZL}	OEAB or OEBA	D OF A	2	4.2	5.6	2	5.8	ns
^t PHZ	OFAR as OFRA	B or A	2	4.5	5.4	2	6.2	ne
tPLZ	OEAB or OEBA	BULA	1.5	3.4	4.7	1.5	5.4	ns



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





25-Oct-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9467101QXA	ACTIVE	CFP	WD	56	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9467101QX A SNJ54ABT16601W D	Samples
SN74ABT16601DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16601	Samples
SN74ABT16601DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16601	Samples
SN74ABT16601DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16601	Samples
SNJ54ABT16601WD	ACTIVE	CFP	WD	56	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9467101QX A SNJ54ABT16601W D	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

25-Oct-2016

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54ABT16601, SN74ABT16601:

Catalog: SN74ABT16601

Military: SN54ABT16601

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT16601DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74ABT16601DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

www.ti.com 14-Jul-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16601DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74ABT16601DLR	SSOP	DL	56	1000	367.0	367.0	55.0

WD (R-GDFP-F**)

CERAMIC DUAL FLATPACK

48 LEADS SHOWN




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only
- E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA

GDFP1-F56 and JEDEC MO-146AB

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity