



Sample &

Buv







SN74AVCH16T245

SCES587D-AUGUST 2004-REVISED NOVEMBER 2015

SN74AVCH16T245 16-Bit Dual-Supply Bus Transceiver with Configurable Level-Shifting / Voltage Translation and Tri-State Outputs

1 Features

- V_{CC} Isolation Feature If Either V_{CC} Input is at GND, Both Ports are in the High-Impedance State
- Control Inputs $V_{\text{IH}}/V_{\text{IL}}$ Levels Are Referenced to V_{CCA} Voltage
- Overvoltage-Tolerant Inputs and Outputs Allow Mixed Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2 V to 3.6 V Power-Supply Range
- I_{off} Supports Partial-Power-Down Mode Operation
- I/Os are 4.6 V Tolerant
- Bus Hold on Data Inputs Eliminates the Need for External Pullup and Pulldown Resistors
- Maximum Data Rates
 - 380 Mbps (1.8 V to 3.3 V Level-Shifting)
 - 200 Mbps (<1.8 V to 3.3 V Level-Shifting)
 - 200 Mbps (Level-Shifting to 2.5 V or 1.8 V)
 - 150 Mbps (Level-Shifting to 1.5 V)
 - 100 Mbps (Level-Shifting to 1.2 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 8000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Personal Electronics
- Industrial
- Enterprise
- Telecom

3 Description


This 16-bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN74AVCH16T245 device is optimized to operate with V_{CCA}/V_{CCB} set at 1.4 V to 3.6 V. The device is operational with V_{CCA}/V_{CCB} as low as 1.2 V. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	TSSOP (48)	12.50 mm × 6.10 mm		
SN74AVCH16T245	TVSOP (48)	9.70 mm × 4.40 mm		
	BGA MICROSTAR JUNIOR (56)	7.00 mm × 4.50 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)



To Seven Other Channels



To Seven Other Channels

Table of Contents

1	Feat	ures 1
2	App	lications1
3	Desc	cription 1
4	Revi	sion History2
5	Desc	cription (continued) 3
6	Pin (Configuration and Functions 4
7	Spee	cifications5
	7.1	Absolute Maximum Ratings5
	7.2	ESD Ratings 5
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information 6
	7.5	Electrical Characteristics7
	7.6	Switching Characteristics: $V_{CCA} = 1.2 V$
	7.7	Switching Characteristics: $V_{CCA} = 1.5 V \pm 0.1 V$ 9
	7.8	Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}9$
	7.9	Switching Characteristics: $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V} 10$
	7.10	Switching Characteristics: $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V} 10$
	7.11	Operating Characteristics 11
	7.12	Typical Characteristics ($T_A = 25^{\circ}C$) 12
8	Para	meter Measurement Information 14

9	Deta	iled Description	15
	9.1	Overview	15
	9.2	Functional Block Diagram	15
	9.3	Feature Description	15
	9.4	Device Functional Modes	
10	Арр	lication and Implementation	17
	10.1	Application Information	17
	10.2	Typical Application	17
11	Pow	ver Supply Recommendations	19
11 12	Lay	out	19
	12.1	Layout Guidelines	19
	12.2	Layout Example	20
13	Dev	ice and Documentation Support	21
	13.1	Documentation Support	21
	13.2	Community Resources	21
	13.3	Trademarks	21
	13.4	Electrostatic Discharge Caution	21
	13.5	Glossary	21
14	Mec	hanical, Packaging, and Orderable	
		mation	21

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (February 2015) to Revision D Updated Pin Functions table.			
Updated Pin Functions table.	4		
Changes from Revision B (May 2006) to Revision C	Page		

Changes from Revision B (May 2006) to Revision C

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section1



5 Description (continued)

The SN74AVCH16T245 control pins (1DIR, 2DIR, 1 \overline{OE} , and 2 \overline{OE}) are supplied by V_{CCA}.

The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. This device is fully specified for partial-power-down applications using I_{off} .

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, then both ports are in the high-impedance state.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74AVCH16T245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the outputs so the buses are effectively isolated.

С

D

Е

F

G

н

J

κ



www.ti.com

6 Pin Configuration and Functions

GQL or ZQL Package 56-Pin BGA MICROSTAR JUNIOR Top View 1 2 3 4 5 6 A O O O O O O B O O O O O O

000000

000000

000000

000000

000000

000000

 $\bigcirc \bigcirc$

 $\bigcirc \bigcirc$

 $\bigcirc \bigcirc$

 $\bigcirc \bigcirc$

		Package or TVSOP ew
1DIR 1B1 1B2 GND 1B3 1B4 V _{CCB} 1B5 1B6 GND 1B7 1B8 2B1 2B2 GND 2B3 2B4 V _{CCB} 2B5 2B6 GND 2B7 2B7	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	48 1 IOE 47 1 A1 46 1 A2 45 GND 44 1 A3 43 1 A4 42 V _{CCA} 41 1 A5 40 1 A6 39 GND 38 1 A7 37 1 A8 36 2 A1 35 2 A2 34 GND 33 2 A3 32 2 A4 31 V _{CCA} 30 2 A5 29 2 A6 28 GND 27 2 A7 26 2 A8
2DIR [24	25] 2 0E

Pin Functions

PIN							
NAME	TSSOP TVSOP	BGA MICROSTAR	I/O	DESCRIPTION			
1DIR, 2DIR	1, 24	A1, K1	Ι	Direction-control signal			
1B1 to 1B8	2, 3, 5, 6, 8, 9, 11, 12	B2, B1, C2, C1, D2, D1, E2, E1	I/O	Input/Output. Referenced to V _{CCB}			
2B1 to 2B8	13, 14, 16, 17, 19, 20, 22, 23	F1, F2, G1, G2, H1, H2, J1, J2	I/O	Input/Output. Referenced to V _{CCB}			
GND	4, 10, 15, 21, 45, 39, 34, 28	B3, D3, G3, J3, J4, G4, D4, B4	—	Ground			
V _{CCB}	7, 18	C3, H3	_	B-port supply voltage. 1.2 V \leq V _{CCB} \leq 3.6 V			
1 <u>0E,</u> 20E	48, 25	A6, K6	—	Tri-State output-mode enables. Pull $\overline{\text{OE}}$ high to place all outputs in Tri-State mode. Referenced to V_{CCA}			
1A1 to 1A8	47, 46, 44, 43, 41, 40, 38, 37	B5, B6, C5, C6, D5, D6, E5, E6	I/O	Input/Output. Referenced to V _{CCA}			
2A1 to 2A8	36, 35, 33, 32, 30, 29, 27, 26	F6, F5, G6, G5, H6, H5, J6, J5	I/O	Input/Output. Referenced to V _{CCA}			
V _{CCA}	42, 31	C4, H4	—	A-port supply voltage. 1.2 V \leq V _{CCB} \leq 3.6 V			
N.C.	_	A2, A3, A4, A5, K2, K3, K4, K5	_	No internal connection			

Copyright © 2004–2015, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted⁽¹⁾)

			MIN	MAX	UNIT
$V_{CCA} V_{CCB}$	Supply voltage				
		I/O ports (A port)	-0.5	4.6	
VI	Input voltage ⁽²⁾	I/O ports (B port)	-0.5	4.6	V
		Control inputs	-0.5	4.6	
Vo	Voltage applied to any output in the high-impedance or power-off	A port	-0.5	4.6	N/
	state ⁽²⁾	B port	-0.5	4.6	V
N	N/ In	A port	-0.5	V _{CCA} + 0.5	N/
Vo	Voltage applied to any output in the high or low state $^{(2)}$	B port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current	L.		±50	mA
	Continuous current through each V _{CCA} , V _{CCB} , and GND			±100	mA
TJ	Junction temperature	-40	150	°C	
T _{stg}	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input voltage (V₁) and output negative-voltage (V₀) ratings may be exceeded if the input and output current ratings are observed.

(3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±8000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{(2)}$	±1000	V
		Machine model (A115-A)	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

SN74AVCH16T245

SCES587D - AUGUST 2004 - REVISED NOVEMBER 2015

www.ti.com

NSTRUMENTS

EXAS

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2) (3)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V _{CCA}	Supply voltage				1.2	3.6	V
V _{CCB}	Supply voltage				1.2	3.6	V
			1.2 V to 1.95 V		V _{CCI} × 0.65		
V _{IH}	High-level input voltage	Data inputs ⁽⁴⁾	1.95 V to 2.7 V		1.6		V
	input voltage		2.7 V to 3.6 V		2		
			1.2 V to 1.95 V			V _{CCI} × 0.35	
VIL	Low-level input voltage	Data inputs ⁽⁴⁾	1.95 V to 2.7 V			0.7	V
	input voltage		2.7 V to 3.6 V			0.8	
-			1.2 V to 1.95 V		V _{CCA} × 0.65		
V _{IH}	High-level input voltage	DIR (referenced to V _{CCA}) ⁽⁵⁾	1.95 V to 2.7 V		1.6		V
	input voltage		2.7 V to 3.6 V		2		
	Low-level input voltage		1.2 V to 1.95 V			$V_{CCA} \times 0.35$	
VIL		DIR (referenced to V_{CCA}) ⁽⁵⁾	1.95 V to 2.7 V			0.7	V
			2.7 V to 3.6 V			0.8	
VI	Input voltage				0	3.6	V
V	Output voltogo	Active state			0	V _{cco}	V
Vo	Output voltage	Tri-State			0	3.6	v
				1.2 V		-3	
				1.4 V to 1.6 V		-6	
I _{OH}	High-level output cu	rrent		1.65 V to 1.95 V		-8	mA
				2.3 V to 2.7 V		-9	
				3 V to 3.6 V		-12	
				1.2 V		3	
				1.4 V to 1.6 V		6	
I _{OL}	Low-level output cur	rent		1.65 V to 1.95 V		8	mA
				2.3 V to 2.7 V		9	
				3 V to 3.6 V		12	
Δt/Δv	Input transition rise	or fall rate				5	ns/V
T _A	Operating free-air te	emperature			-40	85	°C

V_{CCI} is the V_{CC} associated with the input port.
V_{CCO} is the V_{CC} associated with the output port.
All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.
For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V.
For V_{CCA} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V.

7.4 Thermal Information

				SN74AVCH16T245	
THERMAL METRIC ⁽¹⁾		THERMAL METRIC ⁽¹⁾ TSSOP (DGG) TVSOP (DGV)		ZQL/GQL (BGA MICROSTAR JUNIOR)	UNIT
		48 PINS	48 PINS	56 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	82.5	69.9	64.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	34.2	23.9	16.6	°C/W
$R_{\theta J B}$	Junction-to-board thermal resistance	45.1	36.6	30.8	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	2.7	1.7	0.9	°C/W
ψ_{JB}	Junction-to-board characterization parameter	44.6	36.2	64.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

PARAMETER		TEST CON			V.	Т	_A = 25°C		T _A = -40°C to 85°C		UNIT	
		TEST CONDITIONS		V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT	
		$I_{OH} = -100 \ \mu A$		1.2 V to 3.6 V	1.2 V to 3.6 V				$V_{CCO} - 0.2$			
V _{OH}		$I_{OH} = -3 \text{ mA}$		1.2 V	1.2 V		0.95					
		$I_{OH} = -6 \text{ mA}$	V _I = V _{IH}	1.4 V	1.4 V				1.05		v	
		$I_{OH} = -8 \text{ mA}$	VI = VIH	1.65 V	1.65 V				1.2		v	
		$I_{OH} = -9 \text{ mA}$		2.3 V	2.3 V				1.75			
		$I_{OH} = -12 \text{ mA}$		3 V	3 V				2.3			
		I _{OL} = 100 μA		1.2 V to 3.6 V	1.2 V to 3.6 V					0.2		
		$I_{OL} = 3 \text{ mA}$		1.2 V	1.2 V		0.15					
		I _{OL} = 6 mA	$V_I = V_{IL}$	1.4 V	1.4 V					0.35	V	
V _{OL}		I _{OL} = 8 mA	$v_{I} = v_{IL}$	1.65 V	1.65 V					0.45	v	
		I _{OL} = 9 mA		2.3 V	2.3 V					0.55		
		I _{OL} = 12 mA	1	3 V	3 V					0.7		
I	Control inputs	$V_{I} = V_{CCA}$ or GND		1.2 V to 3.6 V	1.2 V to 3.6 V		±0.025	±0.25		±1	μA	
	•	V _I = 0.42 V		1.2 V	1.2 V		25					
		V _I = 0.49 V		1.4 V	1.4 V				15			
BHL ⁽³⁾		V _I = 0.58 V		1.65 V	1.65 V				25		μA	
		V _I = 0.7 V	V ₁ = 0.7 V		2.3 V				45			
		V _I = 0.8 V		3.3 V	3.3 V				100			
		V _I = 0.78 V		1.2 V	1.2 V		-25					
		V _I = 0.91 V		1.4 V	1.4 V				-15			
I _{BHH} ⁽⁴⁾		V ₁ = 1.07 V		1.65 V	1.65 V				-25		μA	
		V ₁ = 1.6 V		2.3 V	2.3 V				-45			
		V ₁ = 2 V		3.3 V	3.3 V				-100			
			-1		1.2 V		50					
				1.6 V	1.6 V				125		μA	
I _{BHLO} (§	5)	$V_I = 0$ to V_{CC}	$V_1 = 0$ to V_{CC}		1.95 V				200			
				2.7 V	2.7 V				300		P	
				3.6 V	3.6 V				500			
				1.2 V	1.2 V		-50					
				1.6 V	1.6 V				-125			
I _{внно} (6)	$V_{I} = 0$ to V_{CC}		1.95 V	1.95 V				-200		μA	
				2.7 V	2.7 V				-300			
				3.6 V	3.6 V				-500			
	A port			0 V	0 to 3.6 V		±0.1	±2.5		±5		
I _{off}	B port	- V _I or V _O = 0 to 3.6	V	0 to 3.6 V	0 V		±0.1	±2.5		±5	μA	
	A or B port	V _O = V _{CCO} or	$\overline{OE} = V_{IH}$	3.6 V	3.6 V		±0.5	±2.5		±5		
I _{OZ} ⁽⁷⁾	B port	GND.	$\overline{OE} = don't$	0 V	3.6 V					±5	μA	
	A port	$V_{I} = V_{CCI}$ or GND	care	3.6 V	0 V					±5		
	1		<u>I</u>	1.2 V to 3.6 V	1.2 V to 3.6 V					25		
I _{CCA}		$V_{I} = V_{CCI}$ or GND,	$I_0 = 0$	0 V	3.6 V					-5	μA	
UUA				3.6 V	0 V					25	μ.,	

The bus-hold circuit can sink at least the minimum low sustaining current at VIL max. IBHL should be measured after lowering VIN to GND (3) and then raising it to $V_{\text{IL}}\xspace$ max.

The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to (4) V_{CC} and then lowering it to V_{IH} min.

An external driver must source at least $\mathsf{I}_{\mathsf{BHLO}}$ to switch this node from low to high. (5)

(6) An external driver must sink at least I_{BHHO} to switch this node from high to low.
(7) For I/O ports, the parameter I_{OZ} includes the input leakage current.

Copyright © 2004–2015, Texas Instruments Incorporated

SCES587D-AUGUST 2004-REVISED NOVEMBER 2015

www.ti.com

STRUMENTS

EXAS

Electrical Characteristics (continued)

PARAMETER		TEST CONDITIONS	V	V	T _A = 25°C			$T_A = -40^{\circ}C$ to $85^{\circ}C$		UNIT
PAR		TEST CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT
			1.2 V to 3.6 V	1.2 V to 3.6 V					25	
I_{CCB}		$V_{I} = V_{CCI}$ or GND, $I_{O} = 0$	0 V	3.6 V					25	μA
			3.6 V	0 V					-5	
I _{CCA} +	I _{CCB}	$V_{I} = V_{CCI}$ or GND, $I_{O} = 0$	1.2 V to 3.6 V	1.2 V to 3.6 V					45	μA
C _i	Control inputs	V ₁ = 3.3 V or GND	3.3 V	3.3 V		3.5				pF
C _{io}	A or B port	$V_0 = 3.3 \text{ V or GND}$	3.3 V	3.3 V		7				pF

over recommended operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

7.6 Switching Characteristics: $V_{CCA} = 1.2 V$

over recommended operating free-air temperature range, $V_{CCA} = 1.2 \text{ V}$ (see Figure 11)

PARAMETER	FROM	то	V _{CCB} = 1.2 V	V _{CCB} = 1.5 V	V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	UNIT
FARAMETER	(INPUT)	(OUTPUT)	ТҮР	TYP	TYP	TYP	TYP	UNIT
t _{PLH}	A	В	4.1	3.3	3	2.8	3.2	
t _{PHL}	~	В	4.1	3.3	3	2.8	3.2	ns
t _{PLH}	в	А	4.4	4	3.8	3.6	3.5	ns
t _{PHL}	В	A	4.4	4	3.8	3.6	3.5	115
t _{PZH}	OE	А	6.4	6.4	6.4	6.4	6.4	ns
t _{PZL}	UE	A	6.4	6.4	6.4	6.4	6.4	ns
t _{PZH}	OE	В	6	4.6	4	3.4	3.2	ns
t _{PZL}	0E	В	6	4.6	4	3.4	3.2	115
t _{PHZ}	OE	А	6.6	6.6	6.6	6.6	6.8	ns
t _{PLZ}	0E	~	6.6	6.6	6.6	6.6	6.8	115
t _{PHZ}	OE	В	6	4.9	4.9	4.2	5.3	
t _{PLZ}	UE	D	6	4.9	4.9	4.2	5.3	ns



7.7 Switching Characteristics: $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (see Figure 11)

PARAMETER	FROM	то	V _{CCB} = 1.2 V	V _{CCB} = 1.5 V	± 0.1 V	V _{CCB} = 1.8 V	± 0.15 V	V _{CCB} = 2.5 V	± 0.2 V	V _{CCB} = 3.3 V	± 0.3 V	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t _{PLH}	A	В	3.6	0.5	6.2	0.5	5.2	0.5	4.1	0.5	3.7		
t _{PHL}	A	Б	3.6	0.5	6.2	0.5	5.2	0.5	4.1	0.5	3.7	ns	
t _{PLH}	В	•	3.3	0.5	6.2	0.5	5.9	0.5	5.6	0.5	5.5		
t _{PHL}	В	A	3.3	0.5	6.2	0.5	5.9	0.5	5.6	0.5	5.5	ns	
t _{PZH}	OE	А	4.3	1	10.1	1	10.1	1	10.1	1	10.1	2	
t _{PZL}	UE	JL	A	4.3	1	10.1	1	10.1	1	10.1	1	10.1	ns
t _{PZH}		В	5.6	1	10.1	0.5	8.1	0.5	5.9	0.5	5.2		
t _{PZL}	OE	OE	Б	5.6	1	10.1	0.5	8.1	0.5	5.9	0.5	5.2	ns
t _{PHZ}	OE		4.5	1.5	9.1	1.5	9.1	1.5	9.1	1.5	9.1		
t _{PLZ}	UE	A	4.5	1.5	9.1	1.5	9.1	1.5	9.1	1.5	9.1	ns	
t _{PHZ}		P	5.5	1.5	8.7	1.5	7.5	1	6.5	1	6.3		
t _{PLZ}	OE	В	5.5	1.5	8.7	1.5	7.5	1	6.5	1	6.3	ns	

7.8 Switching Characteristics: $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (see Figure 11)

DADAMETED	FROM	то	V _{CCB} = 1.2 V	V _{CCB} = 1.5 V	± 0.1 V	V _{CCB} = 1.8 V	± 0.15 V	V _{CCB} = 2.5 V	± 0.2 V	V _{CCB} = 3.3 V	± 0.3 V	
PARAMETER	(INPUT)	(OUTPUT)	ТҮР	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	А	В	3.4	0.5	5.9	0.5	4.8	0.5	3.7	0.5	3.3	
t _{PHL}	A	В	3.4	0.5	5.9	0.5	4.8	0.5	3.7	0.5	3.3	ns
t _{PLH}	в	А	3	0.5	5.2	0.5	4.8	0.5	4.5	0.5	4.4	
t _{PHL}	В	A	3	0.5	5.2	0.5	4.8	0.5	4.5	0.5	4.4	ns
t _{PZH}	OE		3.4	1	7.8	1	7.8	1	7.8	1	7.8	
t _{PZL}	UE	A	3.4	1	7.8	1	7.8	1	7.8	1	7.8	ns
t _{PZH}	OE	в	5.4	1	9.2	0.5	7.4	0.5	5.3	0.5	4.5	ns
t _{PZL}	UE	В	5.4	1	9.2	0.5	7.4	0.5	5.3	0.5	4.5	ns
t _{PHZ}	OE	А	4.2	1.5	7.7	1.5	7.7	1.5	7.7	1.5	7.7	
t _{PLZ}	UE	A	4.2	1.5	7.7	1.5	7.7	1.5	7.7	1.5	7.7	ns
t _{PHZ}	OE	В	5.2	1.5	8.4	1.5	7.1	1	5.9	1	5.7	
t _{PLZ}	UE	в	5.2	1.5	8.4	1.5	7.1	1	5.9	1	5.7	ns

SN74AVCH16T245

SCES587D-AUGUST 2004-REVISED NOVEMBER 2015

7.9 Switching Characteristics: $V_{CCA} = 2.5 V \pm 0.2 V$

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (see Figure 11)

PARAMETER	FROM	то	V _{CCB} = 1.2 V	V _{CCB} = 1.5 V	± 0.1 V	$V_{CCB} = 1.8 V$	± 0.15 V	V _{CCB} = 2.5 V	± 0.2 V	V _{CCB} = 3.3 V	± 0.3 V	UNIT
PARAMETER	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	А	В	3.2	0.5	5.6	0.5	4.5	0.5	3.3	0.5	2.8	ns
t _{PHL}	A	В	3.2	0.5	5.6	0.5	4.5	0.5	3.3	0.5	2.8	115
t _{PLH}	В	А	2.6	0.5	4.1	0.5	3.7	0.5	3.3	0.5	3.2	
t _{PHL}	в	A	2.6	0.5	4.1	0.5	3.7	0.5	3.3	0.5	3.2	ns
t _{PZH}	OE	А	2.5	0.5	5.3	0.5	5.3	0.5	5.3	0.5	5.3	ns
t _{PZL}	0E	~	2.5	0.5	5.3	0.5	5.3	0.5	5.3	0.5	5.3	115
t _{PZH}	OE	В	5.2	0.5	9.4	0.5	7.3	0.5	5.1	0.5	4.5	
t _{PZL}	ÛE	В	5.2	0.5	9.4	0.5	7.3	0.5	5.1	0.5	4.5	ns
t _{PHZ}	OE		3	1	6.1	1	6.1	1	6.1	1	6.1	
t _{PLZ}	ÛE	A	3	1	6.1	1	6.1	1	6.1	1	6.1	ns
t _{PHZ}		Р	5	1	7.9	1	6.6	1	6.1	1	5.2	
t _{PLZ}	ŌĒ	В	5	1	7.9	1	6.6	1	6.1	1	5.2	ns

7.10 Switching Characteristics: $V_{CCA} = 3.3 V \pm 0.3 V$

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (see Figure 11)

DADAMETED	FROM	то	V _{CCB} = 1.2 V	V _{CCB} = 1.5 V	± 0.1 V	V _{CCB} = 1.8 V	± 0.15 V	V _{CCB} = 2.5 V	± 0.2 V	V _{CCB} = 3.3 V	± 0.3 V	
PARAMETER	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	А	В	3.2	0.5	5.5	0.5	4.4	0.5	3.2	0.5	2.7	
t _{PHL}	A	В	3.2	0.5	5.5	0.5	4.4	0.5	3.2	0.5	2.7	ns
t _{PLH}	в	А	2.8	0.5	3.7	0.5	3.3	0.5	2.8	0.5	2.7	
t _{PHL}	В	A	2.8	0.5	3.7	0.5	3.3	0.5	2.8	0.5	2.7	ns
t _{PZH}	OE		2.2	0.5	4.3	0.5	4.2	0.5	4.1	0.5	4	
t _{PZL}	UE	A	2.2	0.5	4.3	0.5	4.2	0.5	4.1	0.5	4	ns
t _{PZH}	OE	в	5.1	0.5	9.3	0.5	7.2	0.5	4.9	0.5	4	ns
t _{PZL}	UE	В	5.1	0.5	9.3	0.5	7.2	0.5	4.9	0.5	4	ns
t _{PHZ}	OE	А	3.4	0.5	5	0.5	5	0.5	5	0.5	5	
t _{PLZ}	UE	A	3.4	0.5	5	0.5	5	0.5	5	0.5	5	ns
t _{PHZ}		В	4.9	1	7.7	1	6.5	1	5.2	0.5	5	
t _{PLZ}	ŌĒ	В	4.9	1	7.7	1	6.5	1	5.2	0.5	5	ns

www.ti.com



7.11 Operating Characteristics

 $T_A = 25^{\circ}C$


	PARAME		TEST	$V_{CCA} = V_{CCB} = 1.2 V$	$V_{CCA} = V_{CCB} = 1.5 V$	$V_{CCA} = V_{CCB} = 1.8 V$	$V_{CCA} = V_{CCB} = 2.5 V$	$V_{CCA} = V_{CCB} = 3.3 V$	UNIT
	FARAME	IER	CONDITIONS	ТҮР	TYP	TYP	ТҮР	ТҮР	UNIT
	A to B	Outputs enabled		1	1	1	1	2	
C (1)	AIDB	Outputs disabled	C _L = 0, f = 10 MHz,	1	1	1	1	1	ъĘ
C _{pdA} ⁽¹⁾	D to A	Outputs enabled	$t_r = t_f = 1 \text{ ns}$	13	13	14	15	16	pF
	B to A	Outputs disabled		1	1	1	1	1	
	A to D	Outputs enabled		13	13	14	15	16	
C (1)	A to B	Outputs disabled	$C_{L} = 0,$	1	1	1	1	1	-5
C _{pdB} ⁽¹⁾	D to A	Outputs enabled	f = 10 MHz, $t_r = t_f = 1 \text{ ns}$	1	1	1	1	2	pF
	B to A	Outputs disabled		1	1	1	1	1	


(1) Power dissipation capacitance per transceiver. Refer to the TI application report, CMOS Power Consumption and Cpd Calculation, SCAA035

Texas NSTRUMENTS

www.ti.com

7.12 Typical Characteristics ($T_A = 25^{\circ}C$)









Figure 3. Typical Propagation Delay t_{PLH} (A to B) vs Load Capacitance








Figure 2. Typical Propagation Delay t_{PHL} (A to B) vs Load Capacitance





Figure 4. Typical Propagation Delay t_{PHL} (A to B) vs Load Capacitance









SN74AVCH16T245 SCES587D – AUGUST 2004–REVISED NOVEMBER 2015

Typical Characteristics (T_A = 25°C) (continued)












Figure 8. Typical Propagation Delay t_{PHL} (A to B) vs Load Capacitance



SN74AVCH16T245 SCES587D – AUGUST 2004 – REVISED NOVEMBER 2015

www.ti.com

8 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, $Z_0 = 50 \Omega$, dv/dt ≥ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .
- F. V_{CCI} is the V_{CC} associated with the input port.
- G. V_{CCO} is the V_{CC} associated with the output port.

Figure 11. Load Circuit and Voltage Waveforms



9 Detailed Description

9.1 Overview

SN74AVCH16T245

SCES587D-AUGUST 2004-REVISED NOVEMBER 2015


The SN74AVCH16T245 is a 16-bit, dual-supply noninverting bidirectional voltage level translation. Pins A and control pins (DIR and \overline{OE}) are supported by V_{CCA} and pins B are supported by V_{CCB}. The A port can accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.2 V to 3.6 V. A high on DIR allows data transmission from A to B and a low on DIR allows data transmission from B to A when \overline{OE} is set to low. When \overline{OE} is set to high, both A and B are in the high-impedance state.


SN74AVCH16T245 features Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using off output current (I_{off}).

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, both ports are put in a high-impedance state.

9.2 Functional Block Diagram





To Seven Other Channels

To Seven Other Channels

9.3 Feature Description

9.3.1 Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2 V to 3.6 V Power-Supply Range

Both V_{CCA} and V_{CCB} can be supplied at any voltage from 1.2 V to 3.6 V making the device suitable for translating between any of the low voltage nodes (1.2 V, 1.8 V, 2.5 V, and 3.3 V).

9.3.2 Partial-Power-Down Mode Operation

The I_{off} circuitry will prevent backflow current by disabling I/O output circuits when device is in partial power-down mode. This device is fully specified for partial-power-down applications using off output current (I_{off}). The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

9.3.3 V_{CC} Isolation

The V_{CC} isolation feature ensures that if either V_{CCA} or V_{CCB} are at GND, both ports will be in a high-impedance state (I_{OZ} shown in *Electrical Characteristics*). This prevents false logic levels from being presented to either bus.



SN74AVCH16T245

SCES587D-AUGUST 2004-REVISED NOVEMBER 2015

www.ti.com

9.4 Device Functional Modes

The SN74AVCH16T245 is a voltage level translator that can operate from 1.2 V to 3.6 V (V_{CCA}) and 1.2 V to 3.6 V (V_{CCB}). The signal translation between 1.2 V and 3.6 V requires direction control and output enable control. When OE is low and DIR is high, data transmission is from A to B. When OE is low and DIR is low, data transmission is from B to A. When OE is high, both output ports will be high-impedance.

Table 1. Function Table (Each Transceiver)

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	x	Isolation

Table 2. Typical Total Static Power Consumption (I_{CCA} + I_{CCB})

V			V	CCA			UNIT
V _{CCB}	0 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	UNIT
0 V	0	< 0.5	< 0.5	< 0.5	< 0.5	< 0.5	
1.2 V	< 0.5	< 1	< 1	< 1	< 1	1	
1.5 V	< 0.5	< 1	< 1	< 1	< 1	1	
1.8 V	< 0.5	< 1	< 1	< 1	< 1	< 1	μA
2.5 V	< 0.5	1	< 1	< 1	< 1	< 1	
3.3 V	< 0.5	1	< 1	< 1	< 1	< 1	



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74AVCH16T245 device can be used in level-shifting applications for interfacing devices and addressing mixed voltage incompatibility. The SN74AVCH16T245 device is ideal for data transmission where direction is different for each channel.

10.2 Typical Application




Figure 12. Typical Application Schematic



Typical Application (continued)

10.2.1 Design Requirements

This device uses drivers which are enabled depending on the state of the DIR pin. The designer must know the intended flow of data and take care not to violate any of the high or low logic levels. Unused data inputs are must not be floating, as this can cause excessive internal leakage on the input CMOS structure. Tie any unused input and output ports directly to ground.

For this design example, use the parameters listed in Table 3.

Table 3. Design Parameters									
DESIGN PARAMETER EXAMPLE VALUE									
Input voltage range	1.2 V to 3.6 V								
Output voltage range	1.2 V to 3.6 V								

10.2.2 Detailed Design Procedure

To begin the design process, determine the following:

10.2.2.1 Input Voltage Ranges

Use the supply voltage of the device that is driving the SN74AVCH16T245 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.

10.2.2.2 Output Voltage Range

Use the supply voltage of the device that the SN74AVCH16T245 device is driving to determine the output voltage range.

10.2.3 Application Curve




Figure 13. Translation Up (1.2 V to 3.3 V) at 2.5 MHz



11 Power Supply Recommendations

The SN74AVCH16T245 device uses two separate configurable power-supply rails, V_{CCA} and V_{CCB} . V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V and V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. The A port and B port are designed to track V_{CCA} and V_{CCB} , respectively, allowing for low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.3-V voltage nodes.

The output-enable \overline{OE} input circuit is supplied by V_{CCA} and when the \overline{OE} input is high, all outputs are placed in the <u>high-impedance</u> state. To ensure the high-impedance state of the outputs during power up or power down, the \overline{OE} input pin must be tied to V_{CCA} through a pullup resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pullup resistor to V_{CCA} is determined by the current-sinking capability of the driver.

12 Layout

12.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended.

- Bypass capacitors should be used on power supplies.
- · Short trace lengths should be used to avoid excessive loading.
- Placing pads on the signal paths for loading capacitors or pullup resistors to help adjust rise and fall times of signals depending on the system requirements.

SN74AVCH16T245


SCES587D-AUGUST 2004-REVISED NOVEMBER 2015


TEXAS INSTRUMENTS

www.ti.com

12.2 Layout Example









13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

For related documentation see the following:

- CMOS Power Consumption and Cpd Calculation, SCAA035
- Implications of Slow or Floating CMOS Inputs, SCBA004

13.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74AVCH16T245ZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	WJ245	Samples
SN74AVCH16T245GR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AVCH16T245	Samples
SN74AVCH16T245VR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WJ245	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



17-Mar-2017

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AVCH16T245ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1
SN74AVCH16T245GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AVCH16T245VR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

11-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AVCH16T245ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	336.6	336.6	28.6
SN74AVCH16T245GR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AVCH16T245VR	TVSOP	DGV	48	2000	367.0	367.0	38.0


MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153




ZQL0056A



PACKAGE OUTLINE

JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. No metal in this area, indicates orientation.




ZQL0056A

EXAMPLE BOARD LAYOUT

JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).




ZQL0056A

EXAMPLE STENCIL DESIGN

JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

