
- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink 100 mA
- **High-Impedance State During Power Up** and Power Down
- **BIAS V<sub>CC</sub> Minimizes Signal Distortion During Live Insertion or Withdrawal**
- **B-Port Biasing Network Preconditions the** Connector and PC Trace to the BTL **High-Level Voltage**
- **TTL-Input Structures Incorporate Active** Clamping to Aid in Line Termination



### description

The SN74FB2031 is a 9-bit transceiver designed to translate signals between TTL and backplane transceiver logic (BTL) environments. The device is designed specifically to be compatible with IEEE Std 1194.1-1991.

The B port operates at BTL-signal levels. The open-collector B ports are specified to sink 100 mA. Two output enables (OEB and  $\overline{OEB}$ ) are provided for the  $\overline{B}$  outputs. When OEB is low,  $\overline{OEB}$  is high, or  $V_{CC}$  is less than 2.1 V, the  $\overline{\mathsf{B}}$  port is turned off.

The A port operates at TTL signal levels. The A outputs reflect the inverse of the data at the  $\overline{\mathsf{B}}$  port when the A-port output enable (OEA) is high. When OEA is low or  $V_{CC}$  is less than 2.1 V, the A outputs are in the high-impedance state.

Pins are allocated for the four-wire IEEE Std 1149.1 (JTAG) test bus, although currently there are no plans to release a JTAG-featured version. TMS and TCK are not connected and TDI is shorted to TDO.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## description (continued)

BIAS  $V_{CC}$  establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when  $V_{CC}$  is not connected. BG  $V_{CC}$  and BG GND are the supply inputs for the bias generator.

### **ORDERING INFORMATION**

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	QFP - RC	Tube	SN74FB2031RC	FB2031

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### **Function Tables**

### **TRANSCEIVER**

	INPUTS		FUNCTION				
OEA	OEB	OEB	FUNCTION				
L	Н	L	A data to B bus				
Н	L	Χ	D data to A box				
Н	Χ	Н	B data to A bus				
Н	Н	L	$\overline{A}$ data to B bus, $\overline{B}$ data to A bus				
Ĺ	L	X	Isolation				
L	Χ	Н	Isolation				

### STORAGE MODE


LCA, LCB	RESULT
0	Transparent
1	Latches latched
1	Flip-flops triggered

### **SELECT**

SEL1	SEL0	MUX A→B	MUX B→A
0	0	Latch	Latch
0	1	Through	Through
1	0	Flip-flop	Flip-flop
1	1	Flip-flop	Latch



## functional block diagram



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> : Except B port	. $-1.2 \text{ V to 7 V}$
B port	-1.2 V to 3.5 V
Voltage range applied to any $\overline{B}$ output in the disabled or power-off state, $V_O$	
Voltage range applied to any output in the high state, V <sub>O</sub>	-0.5 V to V <sub>CC</sub>
Input clamp current, I <sub>IK</sub> : Except B port	–40 mA
B port	–18 mA
Current applied to any single output in the low state, IO: A port	48 mA
B port	200 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 1)	44°C/W
Storage temperature range, T <sub>Stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



## recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> , BIAS V <sub>CC</sub> , BG V <sub>CC</sub>	Supply voltage		4.5	5	5.5	<b>&gt;</b>
V	High level input valtage		1.62		2.3	V
VIH	High-level input voltage Except B port					·
\/	Low-level input voltage    B port		0.75		1.47	V
VIL					0.8	V
loh	High-level output current	A port			-3	mA
la	Low-level output current  A port  B port				24	mA
lOL					100	IIIA
TA	Operating free-air temperature		0		70	°C

NOTE 2: To ensure proper device operation, all unused inputs must be terminated as follows: A and control inputs to V<sub>CC</sub>(5 V) or GND, and B inputs to GND only. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	TEST CONDITIONS			MAX	UNIT
Viii	B port	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2	V
VIK	Except B port	$V_{CC} = 4.5 V,$	$I_I = -40 \text{ mA}$			-0.5	V
Vон	A port	$V_{CC} = 4.5 V,$	$I_{OH} = -3 \text{ mA}$	2.5	3.3		V
	A port	$V_{CC} = 4.5 V$ ,	I <sub>OL</sub> = 24 mA		0.35	0.5	
VOL	<u></u>	V <sub>CC</sub> = 4.5 V	$I_{OL} = 80 \text{ mA}$	0.75		1.1	V
	B port	VCC = 4.5 V	I <sub>OL</sub> = 100 mA			1.15	
IĮ	Except B port	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 5.5 V			50	μΑ
I <sub>IH</sub> ‡	Except B port	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 2.7 V			50	μΑ
. +	Except B port	$V_{CC} = 5.5 V,$	V <sub>I</sub> = 0.5 V			-50	μΑ
I <sub>IL</sub> ‡	B port	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.75 V			-100	μΑ
lozh	A port	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			50	μΑ
lozL	A port	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			-50	μΑ
lozpu	A port	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$	V <sub>O</sub> = 0.5 V to 2.7 V			50	μΑ
lozpd	A port	$V_{CC} = 2.1 \text{ V to } 0,$	V <sub>O</sub> = 0.5 V to 2.7 V			-50	μΑ
ЮН	B port	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	V <sub>O</sub> = 2.1 V			100	μΑ
los§	A port	V <sub>CC</sub> = 5.5 V,	VO = 0	-30		-150	mA
	A port to B port	V 55V	1- 0			78	A
Icc	B port to A port	V <sub>CC</sub> = 5.5 V,	IO = 0			78	mA
Ci		V <sub>I</sub> = 0.5 V or 2.5 V			4.5		pF
	A port	V <sub>O</sub> = 0.5 V or 2.5 V			8.5		
C <sub>io</sub>	B port per IEEE Std 1194.1-1991	V <sub>CC</sub> = 0 to 5.5 V				6	pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>‡</sup> For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

# SN74FB2031 9-BIT TTL/BTL ADDRESS/DATA TRANSCEIVER

SCBS176N - NOVEMBER 1991 - REVISED JUNE 2001

## live-insertion specifications over recommended operating free-air temperature range

PAR	AMETER		MIN	MAX	UNIT		
I <sub>CC</sub> (BIAS V <sub>CC</sub> )		V <sub>CC</sub> = 0 to 4.5 V	V= -0 to 2 V			450	
ICC (DI	H2 ACC)	V <sub>CC</sub> = 4.5 V to 5.5 V	$V_B = 0 \text{ to } 2 \text{ V},$	$V_I$ (BIAS $V_{CC}$ ) = 4.5 V to 5.5 V		10	μΑ
٧o	B port	$V_{CC} = 0$ ,	$V_{I}$ (BIAS $V_{CC}$ ) = 5 $V$		1.62	2.1	V
		$V_{CC} = 0$ ,	$V_B = 1 V$ ,	$V_I$ (BIAS $V_{CC}$ ) = 4.5 V to 5.5 V	-1		
lo	B port	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	OEB = 0 to 0.8 V			100	μΑ
		$V_{CC} = 0 \text{ to } 2.2 \text{ V},$	OEB = 0 to 5 V			100	

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)


				MIN	MAX	UNIT
fclock	Clock frequency				150	MHz
t <sub>W</sub>	Pulse duration	LCA or LCB		3.3		ns
		Clock mode	Data before LCA↑	1.4		
١.	Catua tima	Clock mode	Data before LCB↑	2.8		
t <sub>su</sub>	Setup time	Latch mode	Data before LCA↑	1.1		ns
		Laten mode	Data before LCB↑	2.4		
		Clash, made	Data after LCA↑	0.6		
<b>.</b> .	Hold time	Clock mode	Data after LCB↑	0		
<sup>t</sup> h	noid title	Latch mode	Data after LCA↑	0.9		ns
		Laten mode	Data after LCB↑	0		

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		CC = 5 V A = 25°C		MIN	MAX	UNIT
	(INFOT)	(001F01)	MIN	TYP	MAX			
f <sub>max</sub>			150			150		MHz
<sup>t</sup> PLH	A	B	3.7	4.5	5.9	3.2	6.6	20
t <sub>PHL</sub>	(through mode)	В	2.9	4	5.7	2.6	5.9	ns
<sup>t</sup> PLH	Α	B	4.1	5	6.5	3.6	7.3	ns
t <sub>PHL</sub>	(transparent)	В	3.3	4.5	6.1	3	6.5	115
<sup>t</sup> PLH	LCA	B	4.5	5.4	7	3.9	7.8	ns
t <sub>PHL</sub>	LCA	R	4	5.1	6.7	3.4	7.4	115
<sup>t</sup> PLH	LCB	А	2.8	3.7	4.7	1.9	6	20
t <sub>PHL</sub>	LCB	A	2.5	3.4	4.9	1.8	5.5	ns
<sup>t</sup> PLH	SEL1 or SEL0	А	2.5	3.8	5.3	1.9	6.3	no
t <sub>PHL</sub>	SELT OF SELO	A	2.2	3.5	5.1	1.6	5.6	ns
<sup>t</sup> PLH	SEL1 or SEL0	B	4.1	5.3	6.9	3.7	7.8	no
<sup>t</sup> PHL	SELT OF SELO	R	3.7	5.2	6.9	3.3	7.7	ns
<sup>t</sup> PLH	B	Α	3.1	4	5.6	2.2	7.1	no
t <sub>PHL</sub>	(through mode)	ode)		3.4	4.9	1.4	5.7	ns
<sup>t</sup> PLH	B	Α	3.3	4.2	5.9	2.4	7.6	20
t <sub>PHL</sub>	(transparent)	A		3.9	5.5	1.8	6.3	ns
<sup>t</sup> PLH	OED OED	B	3.7	4.6	6.1	3.2	6.7	ns
t <sub>PHL</sub>	OEB or OEB	R	2.9	4.3	5.8	2.5	6.4	115
<sup>t</sup> PZH	OEA	А	2.3	3.1	4.5	1.6	5	ns
<sup>t</sup> PZL	OLA	^	1.9	2.7	4.1	1.6	4.4	115
<sup>t</sup> PHZ	OEA	Α	2.2	3.1	4.5	1.5	5.2	ns
t <sub>PLZ</sub>	OEA	A	2.5	3.3	4.9	2	5.2	115
t <sub>sk(n)</sub>	A	B		0.5				
<sup>t</sup> sk(p) Pulse skew	B	А		0.3				ns
t <sub>sk(o)</sub>	А	В		0.2				
Output skew	B	А		0.3				ns
	Transition time, B outputs (1.3		0.6	2	2.8	0.4	2.9	
t <sub>t</sub>		Transition time, A outputs (10% to 90%)				0	5.4	ns
t <sub>(pr)</sub>	B-port input pulse rejection	·	1			1		ns
\ /	-							



### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns; BTL inputs: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





## PACKAGE OPTION ADDENDUM

17-Mar-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74FB2031RCG3	ACTIVE	QFP	RC	52	96	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	0 to 70	FB2031	Samples
SN74FB2031RCRG3	ACTIVE	QFP	RC	52	500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	0 to 70	FB2031	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

17-Mar-2017


n no event shall TI's liability arising out of such inform	ation exceed the total purchase price of the TI part(s) at issue	in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 21-Oct-2013

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74FB2031RCRG3	QFP	RC	52	500	330.0	24.4	14.2	14.2	2.6	24.0	24.0	Q2

www.ti.com 21-Oct-2013




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74FB2031RCRG3	QFP	RC	52	500	367.0	367.0	45.0	

## RC (S-PQFP-G52)

### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-022