

FEATURES

- **Controlled Baseline** 
  - One Assembly
  - One Test Site
  - One Fabrication Site
- **Enhanced Diminishing Manufacturing Sources** (DMS) Support
- **Enhanced Product-Change Notification**
- Qualification Pedigree <sup>(1)</sup>
- Available in Texas Instruments NanoStar™ and NanoFree<sup>™</sup> Packages
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V .
- One Unbuffered Inverter (SN74LVC1GU04) and One Buffered Inverter (SN74LVC1G04)
- Suitable for Commonly Used Clock **Frequencies:** 
  - 15 kHz, 3.58 MHz, 4.43 MHz, 13 MHz, 25 MHz, 26 MHz, 27 MHz, 28 MHz
- Max t<sub>pd</sub> of 3.7 ns at 3.3 V
- Component gualification in accordance with JEDEC and (1)industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

# DESCRIPTION/ORDERING INFORMATION

- Low Power Consumption, 10 µA Max I<sub>CC</sub>
- ±24 mA Output Drive at 3.3 V
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DRL PACKAGE (TOP VIEW)								
NC 🗆	1	6	Υ					
GND 🗆	2	5	□ V <sub>cc</sub>					
X1 🗆	3	4	] X2					

See mechanical drawings for dimensions. NC - No internal connection

The SN74LVC1GX04 is designed for 1.65-V to 5.5-V  $V_{CC}$  operation. This device incorporates the SN74LVC1GU04 (inverter with unbuffered output) and the SN74LVC1G04 (inverter) functions into a single device. The LVC1GX04 is optimized for use in crystal oscillator applications.

### **ORDERING INFORMATION**<sup>(1)</sup>

[	T <sub>A</sub>	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(3)</sup>
	–55°C to 125°C	SOT (SOT-553) – DRL	Reel of 4000	CLVC1GX04MDRLREP	CDD

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

DRL: The actual top-side marking has one additional character that designates the assembly/test site. (3)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoStar, NanoFree are trademarks of Texas Instruments.

SGDS029-SEPTEMBER 2007

## TEXAS INSTRUMENTS www.ti.com

# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

X1 and X2 can be connected to a crystal or resonator in oscillator applications. The device provides an additional buffered inverter (Y) for signal conditioning (see Figure 3). The additional buffered inverter improves the signal quality of the crystal oscillator output by making it rail to rail.


NanoStar<sup>™</sup> and NanoFree<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I<sub>off</sub> (Y output only). The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

INPUT	OUTF	PUTS
X1	X2	Y
Н	L	Н
L	Н	L

#### **FUNCTION TABLE**

### LOGIC DIAGRAM (POSITIVE LOGIC)



## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage range	Supply voltage range					
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V		
Vo	Voltage range applied to Y output in the high	-0.5	6.5	V			
Vo	Voltage range applied to any output in the h	-0.5	V <sub>CC</sub> + 0.5	V			
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA		
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA		
lo	Continuous output current			±50	mA		
	Continuous current through V <sub>CC</sub> or GND		±100	mA			
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>		142	°C/W			
T <sub>stg</sub>	Storage temperature range	Storage temperature range					

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of  $V_{CC}$  is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.



SGDS029-SEPTEMBER 2007

## **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT
		Operating	1.65	5.5	
V <sub>CC</sub>	Supply voltage	voltage Data retention only			V
		Crystal oscillator use	2		
VIH	High-level input voltage	V <sub>CC</sub> = 1.65 V to 5.5 V	$0.75 \times V_{CC}$		V
VIL	Low-level input voltage	V <sub>CC</sub> = 1.65 V to 5.5 V		$0.25 \times V_{CC}$	V
VI	Input voltage		0	5.5	V
		X2, Y	0	V <sub>CC</sub>	
V <sub>O</sub> Output voltage	Y output only, Power-down mode, $V_{CC} = 0 V$	0	5.5	V	
	V <sub>CC</sub> = 1.65 V		-4		
	V <sub>CC</sub> = 2.3 V		-8		
I <sub>OH</sub>	High-level output current			-16	mA
	$V_{CC} = 3 V$			-24	
		V <sub>CC</sub> = 4.5 V		-32	
		V <sub>CC</sub> = 1.65 V		4	
		V <sub>CC</sub> = 2.3 V		8	
I <sub>OL</sub>	Low-level output current			16	mA
		$V_{CC} = 3 V$	24		
		V <sub>CC</sub> = 4.5 V		32	
$\Delta t/\Delta v$ Input transition rise or fall rate		V <sub>CC</sub> = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V		20	
	Input transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$			
T <sub>A</sub>	Operating free-air temperature		-55	125	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SGDS029-SEPTEMBER 2007



### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST	CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
		I <sub>OH</sub> = −100 μA		1.65 V to 5.5 V	V <sub>CC</sub> - 0.1			
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			
V		$I_{OH} = -8 \text{ mA}$	V <sub>1</sub> = 5.5 V or GND	2.3 V	1.9			V
V <sub>OH</sub>		I <sub>OH</sub> = -16 mA	$v_1 = 5.5 \text{ V OI GIND}$	3 V	2.4			v
		I <sub>OH</sub> = -24 mA		3 V	2.3			
		I <sub>OH</sub> = -32 mA		4.5 V	3.8			
		I <sub>OL</sub> = 100 μA		1.65 V to 5.5 V			0.1	
		$I_{OL} = 4 \text{ mA}$		1.65 V			0.45	
		I <sub>OL</sub> = 8 mA	V <sub>1</sub> = 5.5 V or GND	2.3 V			0.3	V
V <sub>OL</sub>		I <sub>OL</sub> = 16 mA	$v_1 = 5.5$ v or GND	3 V			0.4	v
		I <sub>OL</sub> = 24 mA		3 V			0.63	
		I <sub>OL</sub> = 32 mA		4.5 V			0.70	
I <sub>I</sub>	X1	$V_{I} = 5.5 V \text{ or GND}$		0 to 5.5 V			±5	μA
I <sub>off</sub>	X1, Y	$V_1 \text{ or } V_0 = 5.5 \text{ V}$		0			±10	μA
I <sub>CC</sub>		$V_{I} = 5.5 V \text{ or GND},$	$I_{O} = 0$	1.65 V to 5.5 V			10	μA
Ci		$V_I = V_{CC}$ or GND		3.3 V		7		pF

(1) All typical values are at V\_{CC} = 3.3 V, T\_A = 25^{\circ}C.

### **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  or 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = ± 0.		= V <sub>CC</sub> ± 0		UNIT
(INPUT)	(001701)	MIN	MAX	MIN	MAX		
	¥4	X2	0.8	3.7	0.8	3.2	20
Lpd	X1	Y <sup>(1)</sup>	2	7.8	2	5	ns

(1) X2 – no external load

## **Operating Characteristics**


 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST	$V_{CC} = 3.3 V$	$V_{CC} = 5 V$	UNIT
PARAMETER		CONDITIONS	TYP	TYP	UNIT
$C_{pd}$	Power dissipation capacitance	f = 10 MHz	24	35	pF



SGDS029-SEPTEMBER 2007

#### PARAMETER MEASUREMENT INFORMATION



- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- D. The outputs are measured one at a time, with one transition per measure
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH} \, \text{and} \, t_{PHL} \, \text{are the same as} \, t_{pd}.$
- H. All parameters and waveforms are not applicable to all devices.


#### Figure 1. Load Circuit and Voltage Waveforms





٧ı


#### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

N N	INPUTS		N	V	•	P	N
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	VM	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
$1.8~V\pm0.15~V$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
$\textbf{2.5 V} \pm \textbf{0.2 V}$	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
5 V $\pm$ 0.5 V	V <sub>CC</sub>	≤2.5 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	50 pF	<b>500</b> Ω	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 2. Load Circuit and Voltage Waveforms




#### **APPLICATION INFORMATION**

Figure 3 shows a typical application of the SN74LVC1GX04 in a Pierce oscillator circuit. The buffered inverter (SN74LVC1G04 portion) produces a rail-to-rail voltage waveform. The recommended load for the crystal shown in this example is 16 pF. The value of the recommended load (C<sub>1</sub>) can be found in the crystal manufacturer's data sheet.

$$=\frac{C_1C_2}{C_1C_2}$$

 $\mathsf{C}_\mathsf{L}$ Values of C<sub>1</sub> and C<sub>2</sub> are chosen so that  $C_1 + C_2 = C_1 + C_2$  and  $C_1 = C_2$ . R<sub>s</sub> is the current-limiting resistor, and the value depends on the maximum power dissipation of the crystal. Generally, the recommended value of R<sub>s</sub> is specified in the crystal manufacturer's data sheet and, usually, this value is approximately equal to the reactance

of C<sub>2</sub> at resonance frequency, i.e.,  $R_s = X_{C_2}$ . R<sub>F</sub> is the feedback resistor that is used to bias the inverter in the linear region of operation. Usually, the value is chosen to be within 1 M $\Omega$  to 10 M $\Omega$ .




a) Logic Diagram View

**Figure 3. Oscillator Circuit** 

SGDS029-SEPTEMBER 2007



#### **APPLICATION INFORMATION**



b) Oscillator Circuit in DBV or DCK Pinout

### Figure 3. Oscillator Circuit (continued)

### **Practical Design Tips**

- The open-loop gain of the unbuffered inverter decreases as power-supply voltage decreases. This decreases
  the closed-loop gain of the oscillator circuit. The value of R<sub>s</sub> can be decreased to increase the closed-loop
  gain, while maintaining the power dissipation of the crystal within the maximum limit.
- R<sub>s</sub> and C<sub>2</sub> form a low-pass filter and reduce spurious oscillations. Component values can be adjusted, based on the desired cutoff frequency.
- C<sub>2</sub> can be increased over C<sub>1</sub> to increase the phase shift and help in start-up of the oscillator. Increasing C<sub>2</sub> may affect the duty cycle of the output voltage.
- At high frequency, phase shift due to R<sub>s</sub> becomes significant. In this case, R<sub>s</sub> can be replaced by a capacitor to reduce the phase shift.



### **APPLICATION INFORMATION**

## Testing

After the selection of proper component values, the oscillator circuit should be tested using these components. To ensure that the oscillator circuit performs within the recommended operating conditions, follow these steps:

- 1. Without a crystal, the oscillator circuit should not oscillate. To check this, the crystal can be replaced by its equivalent parallel-resonant resistance.
- 2. When the power-supply voltage drops, the closed-loop gain of the oscillator circuit reduces. Ensure that the circuit oscillates at the appropriate frequency at the lowest  $V_{CC}$  and highest  $V_{CC}$ .
- 3. Ensure that the duty cycle, start-up time, and frequency drift over time is within the system requirements.



28-Feb-2017

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CLVC1GX04MDRLREP	ACTIVE	SOT-OTHER	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CDD	Samples
V62/07632-01XE	ACTIVE	SOT-OTHER	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CDD	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

28-Feb-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1GX04-EP :

Catalog: SN74LVC1GX04

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions a	are nominal
------	--------------	-------------

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CLVC1GX04MDRLREP	SOT- OTHER	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Mar-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CLVC1GX04MDRLREP	SOT-OTHER	DRL	6	4000	202.0	201.0	28.0

DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice.


🖄 Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.

D. JEDEC package registration is pending.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated