SCBS794 - DECEMBER 2003

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- Member of the Texas Instruments
 Widebus+™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation

- Typical V_{OLP} (Output Ground Bounce)
 <0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Supports Unregulated Battery Operation Down To 2.7 V
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

GKE PACKAGE (TOP VIEW)

		1	2	3	4	5	6
Α	/	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\circ
В		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
Е		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
F		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
G		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
Н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
J		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
K		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
L		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
M		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
N		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
Р		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
R		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc
Т		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc

terminal assignments

	1	2	3	4	5	6
Α	1Q2	1Q1	10E	1LE	1D1	1D2
В	1Q4	1Q3	GND	GND	1D3	1D4
С	1Q6	1Q5	1V _{CC}	1V _{CC}	1D5	1D6
D	1Q8	1Q7	GND	GND	1D7	1D8
Е	2Q2	2Q1	GND	GND	2D1	2D2
F	2Q4	2Q3	1V _{CC}	1V _{CC}	2D3	2D4
G	2Q6	2Q5	GND	GND	2D5	2D6
Н	2Q7	2Q8	2OE	2LE	2D8	2D7
J	3Q2	3Q1	3OE	3LE	3D1	3D2
K	3Q4	3Q3	GND	GND	3D3	3D4
L	3Q6	3Q5	2V _{CC}	2V _{CC}	3D5	3D6
M	3Q8	3Q7	GND	GND	3D7	3D8
N	4Q2	4Q1	GND	GND	4D1	4D2
Р	4Q4	4Q3	2V _{CC}	2V _{CC}	4D3	4D4
R	4Q6	4Q5	GND	GND	4D5	4D6
Т	4Q7	4Q8	4 0 E	4LE	4D8	4D7



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+ is a trademark of Texas Instruments.



[†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

SN74LVTH32373-EP 3.3-V ABT 32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCBS794 - DECEMBER 2003

description/ordering information

The SN74LVTH32373 is a 32-bit transparent D-type latch designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

This device can be used as four 8-bit latches, two 16-bit latches, or one 32-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

ORDERING INFORMATION

TA	PACKAGE	t	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	LFBGA – GKE	Tape and reel	CLVTH32373IGKEREP	L373EP


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each 8-bit latch)


	OUTPUT		
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	X	Χ	Z




logic diagram (positive logic)




To Seven Other Channels



To Seven Other Channels





SCBS794 - DECEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	0.5 V to V _{CC} + 0.5 V
Current into any output in the low state, IO	128 mA
Current into any output in the high state, IO (see Note 2)	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 3)	40°C/W
Storage temperature range, T _{stg} (see Note 4)	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

 3. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 4. Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See Figure 1 for additional information on thermal derating.



1/TJ - Constant Device Junction Temperature

Figure 1. Estimated Wirebond Life Based on Elevated-Temperature Kirkendall-Voiding Failure Mode



SN74LVTH32373-EP 3.3-V ABT 32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCBS794 - DECEMBER 2003

recommended operating conditions (see Note 5)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2.7	3.6	V	
V _{IH}	/IH High-level input voltage					
V _{IL}	/ _{IL} Low-level input voltage					
VI	Input voltage					
ЮН	High-level output current		-32	mA		
loL	L Low-level output current					
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10	ns/V	
Δt/ΔV _{CC}	Power-up ramp rate		200		μs/V	
TA	Operating free-air temperature	_	-40	85	°C	

NOTE 5: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74LVTH32373-EP 3.3-V ABT 32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCBS794 - DECEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP† MAX	UNIT
VIK		V _{CC} = 2.7 V,	I _I = -18 mA		-1.2	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.2		
VOH		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4		V
		V _{CC} = 3 V,	$I_{OH} = -32 \text{ mA}$	2		
		V 0.7.V	I _{OL} = 100 μA		0.2	
		V _{CC} = 2.7 V	$I_{OL} = 24 \text{ mA}$		0.5	
VOL			$I_{OL} = 16 \text{ mA}$		0.4	V
		V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$		0.5	
			I _{OL} = 64 mA		0.55	
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		10	
ļ.,	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		±1	
11	Data innuta	V 2 CV	$V_I = V_{CC}$		1	μΑ
	Data inputs	VCC = 3.6 V	V _I = 0		-5	
I _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V		±100	μΑ
		V 2 V	V _I = 0.8 V	75		
l _{l(hold)}	Data inputs	VCC = 3 V	V _I = 2 V	-75		μΑ
, ,		$V_{CC} = 3.6 \text{ V},^{\ddagger}$	$V_{ } = 0 \text{ to } 3.6 \text{ V}$		±500	
lozh		V _{CC} = 3.6 V,	V _O = 3 V		5	μΑ
lozL		V _{CC} = 3.6 V,	V _O = 0.5 V		-5	μΑ
lozpu		$V_{CC} = 0 \text{ to } 1.5 \text{ V}, V_{O} = 0$.5 V to 3 V, $\overline{\text{OE}}$ = don't care		±100	μΑ
lozpd		$V_{CC} = 1.5 \text{ V to } 0, V_{O} = 0$.5 V to 3 V, $\overline{\text{OE}}$ = don't care		±100	μΑ
			Outputs high		0.38	
ICC		$V_{CC} = 3.6 \text{ V}, I_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low		10	mA
		V1 = VCC 01 0112	Outputs disabled		0.38	
ΔlCC§		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, One}$ Other inputs at V_{CC} or G			0.2	mA
Ci		V _I = 3 V or 0			3	pF
Co		V _O = 3 V or 0	<u> </u>		9	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		V _{CC} =	3.3 V 3 V	VCC =	UNIT	
		MIN	MAX	MIN	MAX	
t _W	Pulse duration, LE high	3		3		ns
t _{su}	Setup time, data before LE↓	1		0.6		ns
th	Hold time, data after LE↓	1		1.1		ns



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN74LVTH32373-EP 3.3-V ABT 32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS SCBS794 - DECEMBER 2003


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	TO		± 0.3 V	V	V _{CC} = 2.7 V		UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	
t _{PLH}	6	0	1.5	2.7	3.8		4.2	
^t PHL	D	Q	1.5	2.5	3.6		4	ns
t _{PLH}		Q	2.1	3	4.3		4.8	20
t _{PHL}	LE	g	2.1	2.9	4		4	ns
^t PZH	ŌĒ	^	1.5	2.8	4.3		5.1	
t _{PZL}	OE	Q	1.5	2.8	4.3		4.7	ns
^t PHZ	ŌĒ	Q	2.4	3.5	5		5.4	ns
^t PLZ	OE .	3	2	3.2	4.7		4.8	115
tsk(o)					0.5			ns

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

SCBS794 - DECEMBER 2003

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \,\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns,
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

21-Jan-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CLVTH32373IGKEREP	ACTIVE	LFBGA	GKE	96	1000	TBD	SNPB	Level-3-220C-168 HR	-40 to 85	L373EP	Samples
V62/04721-01XA	ACTIVE	LFBGA	GKE	96	1000	TBD	SNPB	Level-3-220C-168 HR	-40 to 85	L373EP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

21-Jan-2017

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVTH32373-EP:

● Catalog: SN74LVTH32373

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation CC.
- D. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.



IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated