











Instruments

TLV743P

SBVS310 - JULY 2017

# TLV743P 300-mA, Low-Dropout Regulator


#### **Features**

- Input Voltage Range: 1.4 V to 5.5 V
- Stable Operation With 1-µF Ceramic Output Capacitor
- Foldback Overcurrent Protection
- Packages:
  - SOT-23 (5)
- Very Low Dropout: 125 mV at 300 mA (3.3 V<sub>OLIT</sub>)
- Accuracy: 1% (Typical), 1.4% (Maximum)
- Low Io: 34 µA
- Available in Fixed-Output Voltages: 1 V to 3.3 V
- High PSRR: 50 dB at 1 kHz
- Active Output Discharge

#### Applications

- **Tablets**
- **Smartphones**
- Notebook and Desktop Computers
- Portable Industrial and Consumer Products
- WLAN and Other PC Add-On Cards
- Camera Modules

#### **Typical Application Circuit**



Copyright © 2017, Texas Instruments Incorporated

#### 3 Description

The TLV743P low-dropout linear regulator (LDO) is an ultra-small, low quiescent current LDO that sources 300 mA with good line and load transient performance. The device provides a typical accuracy of 1%.

The TLV743P is designed to be stable with a small output capacitor with a value of 1 µF. The TLV743P device provides foldback current control during device power up and enabling. This functionality is especially important in battery-operated devices.

The TLV743P provides an active pulldown circuit to quickly discharge output loads when the device is disabled.


The TLV743P is available in a standard DBV (SOT-23) package.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV743P	SOT-23 (5)	2.90 mm × 1.60 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

#### **Dropout Voltage vs Output Current**





## **Table of Contents**


1	Features 1		8.4 Device Functional Modes	14
2	Applications 1	9	Application and Implementation	15
3	Description 1		9.1 Application Information	15
4	Revision History2		9.2 Typical Applications	17
5	Pin Configuration and Functions	10	Power-Supply Recommendations	18
6	Specifications4	11	Layout	18
٠	6.1 Absolute Maximum Ratings		11.1 Layout Guidelines	
	6.2 ESD Ratings		11.2 Layout Examples	18
	6.3 Recommended Operating Conditions	12	Device and Documentation Support	19
	6.4 Thermal Information		12.1 Device Support	
	6.5 Electrical Characteristics		12.2 Documentation Support	19
7	Typical Characteristics7		12.3 Trademarks	19
8	Detailed Description		12.4 Electrostatic Discharge Caution	19
Ū	8.1 Overview		12.5 Glossary	19
	8.2 Functional Block Diagram 12	13	Mechanical, Packaging, and Orderable Information	20
	8.3 Feature Description		IIIIOIIIIauoii	20

# 4 Revision History

DATE	REVISION	NOTES
July 2017	*	Initial release.



# **5 Pin Configuration and Functions**



NC- no internal connection

#### **Pin Functions**

P	IN			
-		1/0	DESCRIPTION	
NAME	NO.			
EN	3	I	Enable pin. Drive EN greater than 0.9 V to turn on the regulator. Drive EN less than 0.35 V to put the LDO into shutdown mode.	
GND	2	_	Ground pin	
IN	1	I	Input pin. A small capacitor is recommended from this pin to ground.  See Input and Output Capacitor Selection for more details.	
NC	4	_	o internal connection	
OUT	5	0	Regulated output voltage pin. For best transient response, use a small 1-μF ceramic capacitor from this pin to ground.  See <i>Input and Output Capacitor Selection</i> for more details.	
Thermal pad	_	_	The thermal pad is electrically connected to the GND node. Connect to the GND plane for improved thermal performance.	

# TEXAS INSTRUMENTS

#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted); all voltages are with respect to GND<sup>(1)</sup>

		MIN	MAX	UNIT
	V <sub>IN</sub>	-0.3	6	
Voltage	V <sub>EN</sub>	-0.3	$V_{IN} + 0.3$	V
	V <sub>OUT</sub>	-0.3	3.6	
Current	I <sub>OUT</sub>	Internal	ly limited	Α
Output short-circuit duration		Inde	efinite	
Tomporatura	Operating junction, T <sub>J</sub>	-40	150	°C
Temperature	Storage, T <sub>stg</sub>	-65	160	C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
\/		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>IN</sub>	Input range	1.4	5.5	V
V <sub>OUT</sub>	Output range	1	3.3	V
I <sub>OUT</sub>	Output current	0	300	mA
V <sub>EN</sub>	Enable range	0	$V_{IN}$	V
TJ	Junction temperature	-40	125	°C

#### 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	228.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	151.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	31.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	54.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.5 Electrical Characteristics

at operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN} = V_{OUT}(nom) + 0.5$  V or 2 V (whichever is greater),  $I_{OUT} = 1$  mA,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1$  µF (unless otherwise noted). All typical values at  $T_J = 25^{\circ}C$ .

F	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage			1.4		5.5	V
	<b>DO</b>	T <sub>J</sub> = 25°C		-1%		1%	
	DC output accuracy	-40°C ≤ T <sub>J</sub> ≤ 125°C		-1.4%		1.4%	
N/I O	Undervoltage V <sub>IN</sub> rising				1.3	1.4	.,
JVLO	lockout	V <sub>IN</sub> falling			1.25		V
$\Delta V_{O(\Delta VI)}$	Line regulation	$\Delta VI = V_{IN(nom)}$ to $V_{IN(nom)}$	+ 1		1		mV
A\/	Load regulation	$\Delta IO = 1 \text{ mA to } 300 \text{ mA}$	DD\/ noekogo		16		m)/
$\Delta V_{O(\Delta IO)}$	Load regulation	ΔΙΟ = 1 ΜΑ ΙΟ 300 ΜΑ	DBV package		25		mV
			V <sub>OUT</sub> = 1.1 V -40°C ≤ T <sub>J</sub> ≤ 85°C			480	
			1.2 V ≤ V <sub>OUT</sub> < 1.5 V -40°C ≤ T <sub>J</sub> ≤ 85°C			420	
			1.5 V ≤ V <sub>OUT</sub> < 1.8 V -40°C ≤ T <sub>J</sub> ≤ 85°C			370	
			1.8 V ≤ V <sub>OUT</sub> < 2.5 V -40°C ≤ T <sub>J</sub> ≤ 85°C			270	
			$2.5 \text{ V} \le \text{V}_{\text{OUT}} < 3.3 \text{ V}$ $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$			260	
V <sub>DO</sub> Dropout voltage	Dropout voltage <sup>(1)</sup>	$V_{OUT} = 0.98 \times V_{OUT(nom)}$ $I_{OUT} = 300 \text{ mA}$	V <sub>OUT</sub> = 3.3 V -40°C ≤ T <sub>J</sub> ≤ 85°C		125	220	mV
		1.2 V ≤ V <sub>OUT</sub> < 1.5 V -40°C ≤ T <sub>J</sub> ≤ 125°C			450		
			1.5 V ≤ V <sub>OUT</sub> < 1.8 V -40°C ≤ T <sub>J</sub> ≤ 125°C			400	
			1.8 V ≤ V <sub>OUT</sub> < 2.5 V -40°C ≤ T <sub>J</sub> ≤ 125°C			300	
			$2.5 \text{ V} \le \text{V}_{\text{OUT}} < 3.3 \text{ V}$ -40°C $\le \text{T}_{\text{J}} \le 125$ °C			290	
			$V_{OUT} = 3.3 \text{ V}$ -40°C \le T_J \le 125°C		125	270	
GND	Ground pin current	I <sub>OUT</sub> = 0 mA			34	60	μΑ
SHDN	Shutdown current	$V_{EN} \le 0.35 \text{ V}$ $2 \text{ V} \le V_{IN} \le 5.5 \text{ V}$ $T_{J} = 25^{\circ}\text{C}$			0.1	1	μΑ
			f = 100 Hz		68		
PSRR	Power-supply rejection ratio	$V_{OUT} = 1.8 \text{ V}$ $I_{OUT} = 300 \text{ mA}$	f = 10 kHz		35		dB
	rojection ratio	1001 - 300 1117	f = 100 kHz		28		1
V <sub>n</sub>	Output noise voltage	Bandwidth = 10 Hz to 100 kHz $V_{OUT}$ = 1.8 V $I_{OUT}$ = 10 mA			120		$\mu V_{RMS}$
J <sub>EN(HI)</sub>	EN pin high voltage (enabled)			0.9	0.63		V
V <sub>EN(LO)</sub>	EN pin low voltage (disabled)				0.52	0.35	V
EN	EN pin current	V <sub>EN</sub> = 5.5 V			0.01		μA

<sup>(1)</sup> Dropout voltage for the TLV743P is not valid at room temperature. The device engages undervoltage lockout (V<sub>IN</sub> < UVLO<sub>FALL</sub>) before the dropout condition is met.

# TEXAS INSTRUMENTS

#### **Electrical Characteristics (continued)**


at operating temperature range (T $_J$  = -40°C to +125°C), V $_{IN}$  = V $_{OUT}$ (nom) + 0.5 V or 2 V (whichever is greater), I $_{OUT}$  = 1 mA, V $_{EN}$  = V $_{IN}$ , and C $_{IN}$  = C $_{OUT}$  = 1  $\mu$ F (unless otherwise noted). All typical values at T $_J$  = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
+	Startup time	Time from EN assertion to 98% × $V_{OUT}$ (nom) $V_{OUT} = 1 \text{ V}$ $I_{OUT} = 0 \text{ mA}$		250		116
t <sub>STR</sub>	Startup time	Time from EN assertion to 98% × $V_{OUT}$ (nom) $V_{OUT} = 3.3 \text{ V}$ $I_{OUT} = 0 \text{ mA}$		800		μs
	Pulldown resistor	V <sub>IN</sub> = 2.3 V		120		Ω
$I_{LIM}$	Output current limit		360			mA
	Short-circuit current	$V_{OUT}$ shorted to GND $V_{OUT} = 1 \text{ V}$		150		mA
los	limit	$V_{OUT}$ shorted to GND $V_{OUT} = 3.3 \text{ V}$		170		IIIA
т	Thermal shutdown	Shutdown, temperature increasing		160		°C
T <sub>sd</sub>	mermai shuldown	Reset, temperature decreasing		140		C



#### 7 Typical Characteristics

at operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN} = V_{OUT}(nom) + 0.5 \text{ V}$  or 2 V (whichever is greater),  $I_{OUT} = 1 \text{ mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1 \mu F$  (unless otherwise noted)





Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback

#### Typical Characteristics (continued)

at operating temperature range ( $T_J = -40$ °C to +125°C),  $V_{IN} = V_{OUT}(nom) + 0.5 \text{ V}$  or 2 V (whichever is greater),  $I_{OUT} = 1 \text{ mA}$ ,  $V_{EN}$  =  $V_{IN}$ , and  $C_{IN}$  =  $C_{OUT}$  = 1  $\mu F$  (unless otherwise noted)





**INSTRUMENTS** 

300

300

D010





Figure 12. 3.3-V Dropout Voltage vs I<sub>OUT</sub> and Temperature



#### **Typical Characteristics (continued)**

at operating temperature range ( $T_J = -40$ °C to +125°C),  $V_{IN} = V_{OUT}(nom) + 0.5$  V or 2 V (whichever is greater),  $I_{OUT} = 1$  mA,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1$  µF (unless otherwise noted)



Copyright © 2017, Texas Instruments Incorporated


Figure 17. Enable Threshold vs Temperature

Submit Documentation Feedback

Figure 18. 1-V Foldback Current Limit vs I<sub>OUT</sub> and Temperature

### **Typical Characteristics (continued)**


at operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN} = V_{OUT}(nom) + 0.5 \text{ V}$  or 2 V (whichever is greater),  $I_{OUT} = 1 \text{ mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1 \mu F$  (unless otherwise noted)



3.5 3 2.5 Vour (V) 2 1.5  $T_J = -40^{\circ}C$  $T_J = 0$ °C  $T_J = 25^{\circ}C$ 0.5  $T_J = 85^{\circ}C$  $T_J = 125$ °C 150 200 300 350 400 450 500 Foldback Current Limit (mA) TLV74333PDBV

**ISTRUMENTS** 

Figure 20. 3.3-V Foldback Current Limit vs  $I_{\rm OUT}$  and Temperature







Figure 21. Power-Supply Rejection Ratio vs Frequency

Figure 22. Output Spectral Noise Density






Figure 24. Line Transient


Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



## Typical Characteristics (continued)

at operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{IN} = V_{OUT}(nom) + 0.5$  V or 2 V (whichever is greater),  $I_{OUT} = 1$  mA,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1$  µF (unless otherwise noted)



Product Folder Links: *TLV743P* 

TLV74318PDBV, I<sub>OUT</sub> = 300 mA, 1-µF output capacitor

Figure 29. Shutdown Response With Enable

TLV74318PDBV, 1-µF output capacitor

Figure 30. Foldback Current Limit Response

# TEXAS INSTRUMENTS


#### 8 Detailed Description

#### 8.1 Overview

The TLV743P device belongs to a new family of next-generation, low-dropout regulators (LDOs). This device consumes low quiescent current and delivers excellent line and load transient performance. These characteristics, combined with low noise, good PSRR with low-dropout voltage, make this device well-suited for portable consumer applications.

This regulator offers foldback current limit, shutdown, and thermal protection. The operating junction temperature for this device is -40°C to +125°C.

#### 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback



## 8.3 Feature Description

#### 8.3.1 Undervoltage Lockout (UVLO)

The TLV743P device uses an undervoltage lockout (UVLO) circuit that disables the output until the input voltage is greater than the rising UVLO voltage, UVLO<sub>RISE</sub>. This circuit ensures that the device does not exhibit any unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry. During UVLO disable, the output connects to ground with a  $120-\Omega$  pulldown resistor.

#### 8.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed  $V_{EN(HI)}$  (0.9 V, minimum). Turn off the device by forcing the EN pin to drop below 0.35 V. If shutdown capability is not required, connect EN to IN.

The TLV743P device has an internal pulldown MOSFET that connects a  $120-\Omega$  resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance ( $C_{OUT}$ ) and the load resistance ( $R_I$ ) in parallel with the  $120-\Omega$  pulldown resistor. The time constant is calculated in Equation 1:

$$t = \frac{120 \times R_L}{120 + R_L} \times C_{OUT} \tag{1}$$

#### 8.3.3 Internal Foldback Current Limit

The TLV743P device has an internal foldback current limit that protects the regulator during fault conditions. The current allowed through the device is reduced as the output voltage falls. When the output is shorted, the LDO supplies a typical current of 150 mA. The output voltage is not regulated when the device is in current limit. In this condition, the output voltage is the product of the regulated current and the load resistance. When the device output is shorted, the PMOS pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{OS}]$  until thermal shutdown is triggered and the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the fault condition continues, the device cycles between current limit and thermal shutdown. See *Thermal Information* for more details.

The foldback current limit circuit limits the current allowed through the device to current levels lower than the minimum current limit at nominal  $V_{OUT}$  current limit ( $I_{LIM}$ ) during startup. See Figure 18 to Figure 20 for typical foldback current limit values. If the output is loaded by a constant-current load during startup, or if the output voltage is negative when the device is enabled, then the required load current by the load may exceed the foldback current limit and the device may not rise to the full output voltage. For constant current loads, disable the output load until the TLV743P has risen to the nominal output voltage.

The TLV743P PMOS pass element has an intrinsic body diode that conducts current when the voltage at the OUT pin exceeds the voltage at the IN pin. Do not force the output voltage to exceed the input voltage because excessively high current may flow through the body diode.

#### 8.3.4 Thermal Shutdown

Thermal shutdown protection disables the output when the junction temperature rises to approximately 160°C. Disabling the device eliminates power dissipated by the device, which allows the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is enabled again. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, which protects the device from damage as a result of overheating.

Activating the thermal shutdown feature usually indicates excessive power dissipation as a result of the product of the  $(V_{IN}-V_{OUT})$  voltage and the load current. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The TLV743P internal protection circuitry protects against overload conditions, but is not intended to be active in normal operation. Continuously running the TLV743P device into thermal shutdown degrades device reliability.

# TEXAS INSTRUMENTS

#### 8.4 Device Functional Modes

#### 8.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage has previously exceeded the UVLO rising voltage and has not decreased below the UVLO falling threshold.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the thermal shutdown temperature.

#### 8.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout may result in large output voltage deviations.

#### 8.4.3 Disabled

The device is disabled under the following conditions:

- The input voltage is less than the UVLO falling voltage, or has not yet exceeded the UVLO rising threshold.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

When the device is disabled, the active pulldown resistor discharges the output.

Table 1 lists the conditions that result in different operating modes.

**Table 1. Device Functional Mode Comparison** 

OPERATING MODE	PARAMETER						
OPERATING MODE	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	T <sub>J</sub>			
Normal mode	$V_{IN} > V_{OUT}(nom) + V_{DO}$ and $V_{IN} > UVLO_{RISE}$	$V_{EN} > V_{EN(HI)}$	I <sub>OUT</sub> < I <sub>LIM</sub>	T <sub>J</sub> < 160°C			
Dropout mode	$UVLO_{RISE} < V_{IN} < V_{OUT}(nom) + V_{DO}$	$V_{EN} > V_{EN(HI)}$	I <sub>OUT</sub> < I <sub>LIM</sub>	T <sub>J</sub> < 160°C			
Disabled mode (any true condition disables the device)	V <sub>IN</sub> < UVLO <sub>FALL</sub>	V <sub>EN</sub> < V <sub>EN(LO)</sub>	_	T <sub>J</sub> > 160°C			



www.ti.com SBVS310 – JULY 2017

#### 9 Application and Implementation

#### 9.1 Application Information

#### 9.1.1 Input and Output Capacitor Selection

The TLV743P device uses an advanced internal control loop to obtain stable operation with the use of input or output capacitors. An output capacitance of 1  $\mu$ F or larger generally provides good dynamic response. Use X5R-and X7R-type ceramic capacitors because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

Although an input capacitor is not required for stability, increased output impedance from the input supply may compromise the performance of the TLV743P. Good analog design practice is to connect a 0.1- $\mu$ F to 1- $\mu$ F capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is greater than 0.5  $\Omega$ . Use a higher-value capacitor if large, fast, rise-time load transients are expected, or if the device is located several inches from the input power source.

#### 9.1.2 Dropout Voltage

The TLV743P device uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN}-V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the  $R_{DS(ON)}$  of the PMOS pass element.  $V_{DO}$  scales approximately with output current because the PMOS device behaves like a resistor in dropout mode. As with any linear regulator, PSRR and transient response degrade as  $(V_{IN}-V_{OUT})$  approaches dropout operation. See Figure 7 to Figure 12 for typical dropout values.

# TEXAS INSTRUMENTS

#### Application Information (continued)


#### 9.1.3 Power Dissipation

The ability to remove heat from the die is different for each package type and presents different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to ambient air. Performance data for JEDEC high-K boards are shown in *Thermal Information*. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heat sink effectiveness.

Power dissipation ( $P_D$ ) depends on input voltage and load conditions.  $P_D$  is equal to the product of the output current and voltage drop across the output pass element, as shown in Equation 2.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(2)

Figure 31 shows the maximum ambient temperature versus the power dissipation of the TLV743P device in the DQN package. This figure assumes the device is soldered on JEDEC standard high-K layout with no airflow over the board. Actual board thermal impedances vary widely. If the application requires high power dissipation, having a thorough understanding of the board temperature and thermal impedances is helpful to ensure that the TLV743P device does not operate continuously above a junction temperature of 125°C.



TLV743P, high-K layout

Figure 31. Maximum Ambient Temperature vs Device Power Dissipation

## 9.2 Typical Applications

#### 9.2.1 DC-DC Converter Post Regulation




Figure 32. DC-DC Converter Post Regulation

#### 9.2.1.1 Design Requirements

**Table 2. Design Parameters** 

PARAMETER	DESIGN REQUIREMENT
Input voltage	1.8 V, ±5%
Output voltage	1.5 V, ±1%
Output current	200-mA DC, 300-mA peak
Output voltage transient deviation	< 10%, 1-A/µs load step from 50 mA to 200 mA
Maximum ambient temperature	85°C

#### 9.2.1.2 Detailed Design Procedure

Input and output capacitors are required to achieve the output voltage transient requirements. Capacitance values of 1  $\mu$ F are selected to give the maximum output capacitance in a small, low-cost package.

Figure 7 shows the 1.2-V option dropout voltage. Given that dropout voltages are higher for lower output-voltage options, and given that the 1.2-V option dropout voltage is typically less than 300 mV at 125°C, then the 1.5-V option dropout voltage is typically less than 300 mV at 125°C.

See Figure 31 to verify that the maximum junction temperature is not exceeded.

#### 9.2.1.3 Application Curve




Figure 33. 1.8-V to 1.5-V Regulation at 300 mA

Copyright © 2017, Texas Instruments Incorporated

Product Folder Links: TLV743P

# TEXAS INSTRUMENTS

#### 10 Power-Supply Recommendations

Connect a low-output impedance power supply directly to the IN pin of the TLV743P device. Inductive impedances between the input supply and the IN pin can create significant voltage excursions at the IN pin during startup or load transient events. If inductive impedances are unavoidable, use an input capacitor.

#### 11 Layout

#### 11.1 Layout Guidelines

- Place input and output capacitors as close as possible to the device.
- Use copper planes for device connections to optimize thermal performance.
- Place thermal vias around the device to distribute heat.

#### 11.2 Layout Examples




Figure 34. Layout Example: DBV Package



# 12 Device and Documentation Support

#### 12.1 Device Support

#### 12.1.1 Development Support

#### 12.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TLV743P device. The TLV73312PEVM-643 evaluation module (and related user guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

#### 12.1.2 Device Nomenclature

Table 3. Device Nomenclature (1)(2)

PRODUCT	V <sub>OUT</sub>
TLV743P <b>xx(x)Pyyyz</b>	<ul> <li>xx(x) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V).</li> <li>P indicates an active output discharge feature. All members of the TLV743 family will actively discharge the output when the device is disabled.</li> <li>yyy is the package designator.</li> <li>z is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).</li> </ul>

<sup>(1)</sup> For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

#### 12.2 Documentation Support

#### 12.2.1 Related Documentation

TLV73312PDQN-643 Evaluation Module User Guide (SBVU024)

#### 12.3 Trademarks

All trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

<sup>(2)</sup> Output voltages from 1 V to 3.3 V in 50-mV increments are available. Contact the factory for details and availability.

# TEXAS INSTRUMENTS

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





3-Aug-2017

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV74310PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		Samples
TLV74311PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		Samples
TLV74312PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	1DBT	Samples
TLV74315PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		Samples
TLV74318PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		Samples
TLV74325PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		Samples
TLV743285PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		Samples
TLV74328PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		Samples
TLV74330PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	1DGT	Samples
TLV74333PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### PACKAGE OPTION ADDENDUM

3-Aug-2017

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV74310PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV74311PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV74312PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV74315PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV74318PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV74325PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV743285PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV74328PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV74330PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV74333PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Aug-2017



\*All dimensions are nominal

in annonorono are memiliar							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV74310PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV74311PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV74312PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV74315PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV74318PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV74325PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV743285PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV74328PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV74330PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV74333PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0

DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.