


# MFPGA-BASE Rev1.0

MARUTSU custom FPGA evaluation mother board.



## LATTICE

CLK	1	CLK	1
RESET	1	RESET	1
7Segment	32	7Segment	32
Tact-SW	4	Tact-SW	4
DIP-SW	4	DIP-SW	4
GPIO-IN	8	GPIO-IN	4
GPIO-OUT	8	GPIO-OUT	6
DAC-ENB	1	DAC-ENB	1
UART	2	UART	2
USB1.1	3	USB1.1	3

64

## XILINX

## ALTERA


CLK	1
RESET	1
7Segment	32
Tact-SW	4
DIP-SW	4
GPIO-IN	4
GPIO-OUT	8
DAC-ENB	1
UART	2
USB1.1	3

60


Designer:

Check: File: FPGA\_MMBD\_090429.MARUTSU  
Page: 1 of 5  
 Date: 2009/04/29 / Time: 17:31:22  
 Design: FPGA\_MMBD\_090429.MARUTSU


# FPGA Board



Designer:		File: FPGA_MMBD090429	
Check:	Page: 2 of 5	Time: 17:31:22	CEB
Date: 2009/04/29	Time: 17:31:22	CEB	CEB
Design: FPGA_MMBD090429		MARUZSU	



Designer: \_\_\_\_\_  
 Check: \_\_\_\_\_  
 Date: 2009/04/29 / Time: 17:31:22 CE&C&ã  
 Design: FPGA MMBD 090429 MARUJ305



Designer: \_\_\_\_\_  
 Check: \_\_\_\_\_  
 Date: 2009/04/29 / Time: 17:31:22  
 Design: FPGA\_MMBD\_036221\_MARU73015

A

B

C



D

A

B



C

D



**JTAG VCC select.**  
 1-2 : ALTERA / LATTICE (default)  
 2-3 : XILINX

**FPGA select**  
 5-6 open / 7-8 open --- LATTICE (default)  
 5-6 short / 7-8 open --- ALTERA  
 5-6 open / 7-8 short --- XILINX  
 5-6 short / 7-8 short --- ACTEL



RR1/RR2/RR3 is exclusive equip to U12/U13/U14.  
 Default : U12/U13/U14 unmount.

<b>Designer:</b>	
Check:	File: FPGA_MMBD... Page: 5 of 5
Date: 2009/04/29	Time: 17:31:22
Design: FPGA_MMBD	090201 MARU5305